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Abstract 
Over the past few decades, electricity supply systems have greatly expanded and become far 
more sophisticatedly interconnected than ever, mainly due to the continuous increase of power 
demand. Consequently, the fault current levels have increased significantly and become a 
major concern for electric power systems and may bring adverse effects to system security and 
reliability. Meanwhile, the rapid and dramatic progress in Distributed Generations (DGs), 
particularly renewable energy based ones, have further increased the complexity of the power 
network and led to even larger pressures on system fault current capacity.  
DGs are generally small generator units installed close to the power consumers and involve 
the application of new energy conversion technologies, e.g. inverter-based grid connections. 
DGs under regular load conditions generally have the benefit of reducing power losses in the 
distribution system, since they are locally substituting energy delivery through the distribution 
network with local delivery. However, despite this favourable effect DGs also contribute fault 
currents in case of network faults, potentially adversely affecting the network protection system. 
For instance, in a radial distribution network the inverse time overcurrent relays are usually 
used for fault protection. As the introduction of DG into an existing distribution network 
inevitably increases the level of fault current with its fault current contribution and at the same 
time may change the direction of current flow, DG can ultimately disturb the original 
overcurrent relay coordination. Additionally, voltage aspect power quality is another task for 
power networks with DGs during faults. The increasing fault currents lead to voltage sags at 
the feeder neighbouring the faulty ones, potentially causing power instability. Besides, for DGs 
connected to the utility, since their output voltage and frequency are determined by the system 
AC source, they become very sensitive to external disturbances which can cause unnecessary 
disconnections in certain circumstances. Losing connection of a large number of DGs may lead 
 
 
to the sudden appearance of hidden loads, previously locally supplied by the DG and impact 
the voltage profile. 
These problems associated with DG presence could be solved by numerous technologies, 
among which the use of Fault Current Limiters (FCLs) is able to solve both problems at the 
same time.   
FCLs are widely investigated as a device to reduce fault current levels in electric power 
networks nowadays. Currently there are three major types of FCL: Superconducting FCL 
(SFCL), Electromagnetic FCL (EMFCL) and Solid-state FCL (SSFCL). Compared with other 
types of FCL, the SFCL has the advantage of being self-triggering, fast responding and self-
recovering. The thesis aims at developing a new topology of Flux-lock SFCL with better 
performance compared with the existing topology. The most significant feature of the new 
topology is adjustable current limitation and shortened recovery time. 
Simulation results displayed in this thesis indicate that the improved topology of SFCL with 
optimized impedance parameters can significantly limit short-circuit currents and greatly 
reduce the negative effects of DGs on protection coordination schedules. In addition, it is also 
suggested that SFCL can improve voltage sags as well as DG power variation margins required 
to keep DG interconnected with the distribution network during fault conditions. 
Another part of this thesis is the optimal allocation of multi-SFCLs in a more complicated 
power system rather than radial networks. A new linearization-based method is proposed and 
proven to be able to converge into a favourable solution very quickly. It is practicable to apply 
this method to real and complex power systems currently in operation. 
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Chapter 1. Introduction 
1.1  Background 
Electric power has become an essential cornerstone of modern society which increasingly 
relies on electric energy dependent technology. There are very few areas left, still able to 
operate without the availability and reliable provision of electrical energy. Despite the 
increasing energy efficiency of electrical appliances and industrial processes, the pace of 
growing demand on electric power systems outruns efficiency gains in many power systems. 
The rapid increase in customer demand is mainly caused by increased living standards and an 
increasing industrial base, which may result in an increase in power system capacity and 
utilized voltage levels in many transmission networks.  
Together with an increased burden on transmission systems, demand for power delivery in 
the distribution system is also growing significantly in many countries. At the same time, for 
reasons of environmental concern and in preparation for an expected shortage of non-
renewable energy resources, Renewable Energy based Distributed Generation (DG) such as 
solar power and wind power, has been attracting increasing interest. As the name suggests, 
DGs are generating electricity in distributed locations, mainly from low power energy 
resources.  
There is no denying that the developments taking place in transmission and distribution 
networks bring a lot of benefits to both industry and residents. One example is DGs connected 
to the distribution networks. Since most DGs are connected to the low-to-medium voltage 
distribution network, which brings them electrically close to the consumption centres, this 
comes with the advantage of avoiding long distance delivery. The merits of integrating DG into 
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the distribution system are generally called ‘system support benefits’, including improved 
power quality, loss reduction in addition to transmission and distribution capacity release [1].  
However, all these developments also bring a couple of problems, one of which is a 
remarkable increase in fault current levels caused by the growing power capacities.  
Electrical faults are inevitable in a power system and there are numerous reasons for them 
to occur, such as: 
 Insulation failure; 
 Wild animal, e.g. bird contact; 
 Tree contact; 
  Weather induced, e.g. lightning strike, conductor swing, etc.; 
 Mechanical damage of cable and so on.  
Electrical faults can lead to substantial damage to the power system they occur in. For 
example, the excessive fault current caused by a short-circuit fault may damage the electrical 
equipment, cause fire and bring danger to people and animals nearby, etc. Therefore, the faulted 
part should be disconnected from the rest of the power system as soon as possible. Generally, 
electrical faults would be detected by protection relays and then cleared by switching of circuit 
breakers. Due to the increase in fault current levels, the breaking capacity of the circuit breakers 
may need to be upgraded and the protected relay may need to be re-coordinated to cope with 
the higher fault current levels. From a system security and stability point of view, it is necessary 
to investigate practicable, effective and cost-efficient fault current limitation techniques, such 
as the use of Fault Current Limiters, to reduce the fault currents so as to avoid large scale and 
expensive equipment (e.g. Circuit Breakers) upgrades. 
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1.2 Application of Current Limiting Technologies 
After a short-circuit fault occurs in a power network, the fault current will increase rapidly. 
The rate of current rise depends on the source voltage, source impedance and fault phase angle. 
A typical prospective short circuit current waveform is depicted in Figure 1.1, compared with 
currents under current limiting strategies. It indicates the three basic operating regimes: 
 Normal operating where no fault takes places with no limiting actions; 
 Fault condition: unlimited or limited; 
 Recovery period during which the system regains its normal operating condition. 
Normal Operation Fault condition Recovery
Fault occurrence Fault clearance
Time
C
u
rr
en
t Prospected fault 
current 
Limited fault 
current 
Normal current 
 
Figure 1.1 Typical fault current waveforms with and without fault current limiting technologies 
Considering the harm of high fault currents both to equipment in a power system and the 
working staff, it is necessary to adopt some effective measures to reduce the fault current levels. 
Conventional strategies of limiting the fault current could be classified into three major 
categories: 
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 Permanent impedance increase: in this case, the system impedance will be increased 
both under normal and fault conditions, including: topological measures such as 
splitting into sub grids and splitting of busbars to reduce interconnections; or 
increasing system voltage levels since the system impedance could be increased 
when the power base remains unchanged; apparatus measures such as installing high 
impedance transformers and current limiting reactors. 
 Condition based impedance increase: this method only inserts impedance into the 
network when faults occur; such as introducing fuse-based devices, stand-alone HV 
fuses, fuse-based limiters or novel concept fault current limiters. 
 Control strategy such as sequential Circuit Breaker (CB) tripping. 
1.2.1. Increase source impedance 
The simplest way to reduce the fault current is to increase the source impedance. This could 
be achieved by installing devices such as air-cooled reactors or transformers with relatively 
high reactance. However, this ultimately leads to additional voltage drop, reactive power and 
a potentially high transient recovery voltage (TRV).  
1.2.2. Reduce network interconnection 
One possible way to lower the fault current level is changing the network topology, which 
typically involves splitting busbars by opening a busbar section or bus coupler. Thus the grid 
can be divided into smaller portions, which can be fed by a lower voltage level. However this 
technique tends to separate sources from loads, thus the security of the supply would be reduced 
accordingly. Meanwhile, this method may increase losses, reduce voltages and reduce grid 
flexibility. 
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1.2.3. Increase system voltage 
It is possible to reduce the fault current by increasing the voltage levels. For instance, with 
some amount of power delivery, increasing the voltage level from 11 kV to 22 kV enables the 
system impedance to increase by 4 times and at the same time reduce the fault current by 50%. 
However this option is unfeasible in practice because it involves greater costs of high voltage 
equipment in substations.  
1.2.4. Sequential CB tripping 
Sequential tripping of CB is a protection scheme occasionally used, which generally involves 
opening an upstream CB (normally remote from the fault), that is rated to switch the maximum 
prospective fault current. A downstream CB (the one close to the fault), which has a much 
lower rating and a cheaper price, can then be opened. After that, the upstream CB is re-closed. 
This measure may be considered a fault current limiting method since it reduces the fault 
current duty of the interrupting device by changing the system topology during the fault. 
However, the disadvantages of this method are apparent. First of all, the overall time required 
for clearing the fault and restoring the load will be increased. Secondly, opening an upstream 
CB leads to the disruption of a much broader zone of the power system than a downstream CB. 
1.2.5. Fault current limiter 
Fault Current Limiters (FCLs) are devices designed to detect, trigger on and limit the 
prospective fault currents in electrical power systems. An ideal FCL has near-zero impedance 
under normal operating conditions, which causes no voltage drop across them and particularly 
no additional power losses. In contrast, under fault conditions the instantaneously increased 
fault current could be detected by the FCL quickly. The FCL would then be transferred to a 
high impedance state, so as to reduce the fault current. Furthermore, it can recover to a low 
impedance state again after the fault is cleared. 
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1.3  Development of Fault Current Limiter 
FCL appeared as early as the 1970s, and several categories of FCLs have been investigated 
during the past few decades. However, they have not attracted great attention until the Flexible 
AC Transmission Technologies (FACTs) was proposed [2, 3]. Nowadays, FCLs are under 
active development, which could be recognized as three stages. 
Stage I: 1970s – early 1980s 
During this period of time, the major characteristic of FCL was based on a mechanical 
switch-structure while the main technical efforts focused on interrupter problems. However as 
limited by the technology available at that time, problems such as high cost, low speed and 
poor manoeuvrability existed. Therefore in Stage I, FCLs have not been practically applied in 
electrical power systems. 
Stage II: 1980s – early 1990s 
In this stage, FCLs had been developed in two major categories: Single-Shot Devices (e.g. 
Limiting Fuses) and Multi-Operation Devices (e.g. superconducting FCL). However, the 
progress was quite slow as the required technologies, such as a cooling system for 
superconductors, were not mature enough yet. 
Stage III: 1990s – present  
With the remarkable progress in power electronic switching technology as well as the 
exploration of high-temperature superconducting materials, specifically after the invention of 
FACTs technology, the research of FCL experienced a fast expansion. In this period of time, 
FCLs functionality is mostly based on the special features of power electronics and some new 
materials. 
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1.3.1 Desirable features of an ideal FCL 
An ideal FCL is said to have the following attributes [4]:  
 Exhibit zero impedance during normal operation thus there is no power losses or 
reactive voltage drop; 
 Exhibit fast response and self-triggering in case of a fault; 
 Suppress the amplitudes of short circuits during faults;  
 Immediate and automatic recovery after fault clearing; 
 Fail-safe: be able to limit the fault current even if its primary mechanism fails; 
 Low maintenance, small size and low weight. 
Apart from the above technical advantages, a commercially available FCL should be low-
cost or cost-effective, as well as being environmentally friendly. 
Moreover, when FCLs are interacting with the network and equipment, it is practical to 
obtain the following benefits: 
 Do not disturb the coordination of existing protection equipment and schemes, in 
other words allowing a controlled follow current to flow to enable downstream 
protection coordination to clear and isolate the fault; 
 Support power system stability; 
 Enhance power quality and power system reliability;  
 Extend the service life of substation equipment, e.g. circuit breakers. 
Considering the attractive features and favourable benefits of ideal FCLs, introducing FCLs 
into the electricity networks to mitigate the adverse effect of short-circuit currents is worth 
being investigated. 
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1.3.2 FCL Categories 
In general, FCL devices limit the fault currents mainly based on the sudden change of their 
impedance inserted in the main circuit. One research direction of FCLs is the Superconducting 
FCL based on the special feature of superconducting materials. Another major category of FCL 
is named as Solid-state FCL (SSFCL) or Power electronics FCL, which works on fast on/off 
status changes via power electronics.  
Being regarded as a key component of the future power grid, various designs of FCL devices 
are being investigated, manufactured and field-tested around the world.  
 Power electronics FCL: 
Power electronics FCL, also identified as Solid-State FCL (SSFCL), replaces traditional 
switches with electronic switches to adjust the device impedance rapidly from low to high 
values. In the 1990s, the American Electric Power Research Institute (EPRI) assumed that the 
use of power electronics technology in the development of FCL was reasonable and realistic 
[5]. From then on, SSFCL has undergone significant development. In recent years, SSFCL 
have been deployed in some low voltage (LV) systems and are available for high voltage (HV) 
and extremely high voltage (EHV) systems through appropriate application in series or in 
parallel. For example, an SSFCL based on silicon GTO with a maximum rating of 69 kV, 3 kA 
is currently been field-tested by EPRI [6]. 
 Superconducting FCL: 
Superconductivity describes the phenomenon that the resistance of a particular material 
suddenly falls to true zero when its temperature drops to, or below, a certain value (generally 
very low). Superconductive Fault Current Limiter (SFCL) is one of the most important 
applications of superconducting technology in a power system, and has been significantly 
improved since the discovery of high temperature superconductors in the 1980s. The operating 
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principle of a SFCL is mainly based on the nonlinear response of a superconductor to 
temperature, current density and magnetic field variation. Fluctuation of any of the three 
parameters around their critical value would lead to a transition of the superconducting 
materials between the superconducting and normal conducting modes. Thus the impedance of 
a SFCL device could be transferred from near zero to high values so as to limit fault currents 
during fault conditions. 
In the present, a number of SFCL products have been developed and tested world-wide, 
which will be introduced in detail in Chapter 3. 
 Other FCL categories: 
There are also some other FCL designs and technologies under investigation nowadays. One 
category quite similar to the superconducting one is that based on the non-linear resistive-
temperature characteristic of the Positive Temperature Coefficient (PTC) material. When the 
temperature is low, the PTC material exhibits a relatively low value of resistivity. When the 
temperature increases, due to the heat produced by the fault current, the resistivity of the PTC 
material increases in an exponential manner, by which the fault current could be limited. 
Compared with superconductors, the disadvantages of the PTC material are a non-zero voltage 
drop under normal operation and a significantly longer recovery time. Other FCLs like 
Electromagnetic FCLs (EMFCL), which work on the variation of magnetic fields are also under 
investigation and field test. For instance, a dynamic EMFCL has operated at consumer plants 
since 2008 with a power rating of 9.35 MW (12 kV, 0.45 kA), working on the principle of 
incremental permeability of the specially processed magnetic core [7]. 
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1.4  Research Objectives 
The aim of this research is to develop and evaluate a new topology of SFCL for mitigating 
the impact of DGs on power networks. To accomplish this aim, several objectives are addressed 
as follows: 
 To study the basic operating mechanism of different types of SFCL and make 
comparisons between them; 
 To investigate the technical characteristics of existing SFCL designs and propose a 
new topology of SFCL based on it, and to establish a mathematical model and 
simulation model of the new SFCL structure; 
 To analyse the impact of SFCL on a distribution network with DGs in steady-state 
and fault conditions, in respect to protective devices and voltage aspect quality; 
 To investigate the performance of SFCL on restoring the protective coordination of 
CBs and Overcurrent Relays (OCRs) in a distribution system with DG units; 
optimize the SFCL parameter for the purpose of restoring a most effective protection 
coordination scheme; 
 To study the potential advantages of SFCL on improving the voltage quality for the 
distribution network with DG units, especially the voltage sags when suffering 
typical faults (balanced or unbalanced faults);  
 To optimize the size and location of multiple SFCLs in a comprehensive power 
network with several DGs. 
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1.5  Thesis Outline 
The outline of this thesis is as follows: 
Chapter 1 introduces the background of this thesis. In addition, the motivation and objectives 
are also discussed. 
In Chapter 2 the category and development of DGs in recent years around the world are 
summarized. The impacts of DGs on power systems, particularly the fault characteristics are 
investigated as well. Conventional methods to minimize the effects of DGs are introduced in 
this chapter. The potential of SFCL on mitigating DG impacts is then preliminarily proposed. 
Chapter 3 describes the basic characteristics of the superconducting materials related to this 
research project. Examples of readily available superconductors and SFCLs introduced over 
the last few years are discussed. A review of different categories of fault current limiters and 
their operating principles are reported and compared. The challenges adopting SFCLs in power 
utilities are also discussed. 
In Chapter 4, the basic configuration and working principle of the flux-lock type of SFCL is 
described. A number of methods to improve its performance are proposed, e.g., changing the 
iron core design to increase the current limiting impedance and adding a trigger circuit to 
reduce the recovery time. Based on the theoretical analysis, the mathematical and simulation 
models of SFCL are established. 
The distribution network (e.g. IEEE 13 bus network) used for the case study is introduced in 
Chapter 5. A DFIG-based wind turbine model is integrated into the studied network to 
investigate the DG impacts on network operation. In this chapter, the DG impacts on 
coordination of protective devices are analysed. After that, the impacts of DGs on the 
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protection scheme are potentially mitigated by means of SFCL. Detailed theoretical analysis 
and transient simulations will be carried out to investigate the performance of SFCL. 
In Chapter 6, voltage profiles of power systems under the influence of DGs are investigated, 
especially the voltage sags during typical faults (balanced or unbalanced faults). Based on the 
above studies, the potential advantages of using SFCL to improve the voltage aspect of power 
quality in power systems with DGs are then investigated. A detailed transient simulation is 
used to validate the performance of the SFCL to enhance the voltage quality. For a radial 
distribution network with DG/DGs, there are two typical locations for SFCL installation: one 
is at the DG terminal and the other is at the start point of each branch. Therefore in this chapter, 
a small network with two radial and symmetrical branches is selected as the test system. 
In Chapter 7, a comprehensive assessment of SFCL in power systems with DGs is proposed. 
The assessments need to consider both the ratings and the locations of SFCLs in the respective 
networks. An effective way to simultaneously optimize the locations and minimize the total 
ratings of SFCL is established. As for a radial system, like the test systems in Chapter 5 and 6, 
it is quite easy to tell the feasible location for SFCL installation. However for a meshed 
transmission network, a designed algorithm is required to quickly find out the optimal 
allocation of multiple SFCLs. Therefore, a small 11-bus meshed transmission network is used 
to practice the proposed methodology. Based on the preliminary results from this test system, 
the approach is then further improved to be deployed in the IEEE 39-bus system in this chapter.  
Chapter 8 summarises the conclusions drawn from the work reported in this thesis and 
outlines additional work that could be conducted in the future. 
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Chapter 2. Distributed Generation 
2.1  Overview of Development in Distributed Generation 
Distributed Generation (DG) refers to generators installed close to power consumers and 
typically are small modular systems (usually from 1 kW to 1 MW) and in many cases clean 
from an environmental point of view [8, 9]. DGs cover a broad range of technologies, e.g. 
generation technologies based on renewable energy such as wind turbine, photovoltaic, small 
hydro and biomass systems, etc. It is predicted they will gradually play a more significant role 
in power utilities in the near future. 
In a traditional power system, electrical power is produced in centralized plants by huge 
generating facilities. Then the power is delivered to large consumption load centres via 
transmission and distribution (T&D) networks over long distance, using high-voltage levels. 
The centralized power plants are commonly located either close to resources or far away from 
populated areas. This is mainly because at the time, the costs of transporting fuel and 
integrating generating technologies into populated areas were much higher than that of 
developing T&D facilities. Generally speaking, traditional power systems generate power from 
fossil fuels such as coal and gas, or from nuclear, large solar power plants or hydropower plants. 
These being built on the basis of economy, security and quality of supply.  
However, the traditional operating model has been changing rapidly in recent decades as a 
result of the progress of electrical technologies, the increasing demand for power from 
consumers as well as changes in concerns about the environment. The changes are caused by 
many reasons recorded as below: 
 Saturation of existing power systems, both the generation plants and substations; the 
cost of upgrade of power plants and substations is high;  
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 High cost of increasing the capacity of T&D networks;  
 Geographical and ecological constraints: one of the main drives of DG is to reduce 
the dependence of electrical power generation on fossil fuels and at the same time to 
limit greenhouse gas emissions;   
 Stability and security problems associated with increasing short-circuit currents;  
 Continuous growth of demand for highly reliable electricity;  
 Changes in the electricity market: being privatized and more competitive; and 
 Development of new generation techniques with small ratings and ecological 
benefits, etc. 
Nowadays therefore, the traditional power system is challenged by the connection of DGs 
mostly at the distribution network or customer load levels (low-voltage to medium-voltage 
levels), as illustrated in Figure 2.1. People in the electricity sector come to recognize that the 
right-sized resources at the distribution or customer level are capable of providing advantages 
over central plants. DG systems are commonly decentralized, modular and more flexible 
technologies, potentially coupled with storage systems. As DGs are generally located close to 
the load they supply - sometimes even in the same building - they can reduce the size and 
number of power lines that need to be constructed. Additionally, the amount of energy lost 
during delivery could be greatly reduced. Considering the benefits of DG systems over 
conventional power plants, the traditional power system would probably be gradually replaced 
by the new system structure with cleaner and more convenient power in the future. 
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Figure 2.1 Power system development 
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2.1.1 DG technologies 
Depending on the resources and technologies used, the DGs could be classified into 
renewable energy-based (REB) DGs and Non-REB DGs. In general, the DG systems are small-
scale systems within a range of 1 kW to 1,000 kW, which are used as an alternative to the 
traditional power system, providing much cleaner energy to the customer. 
The REB DGs contain wind energy, solar energy (photovoltaic), hydropower and biomass 
systems.  
 Wind energy 
Wind energy is supposed to be one of the fastest developing industries worldwide with a 20% 
annual rate of increase announced. Wind power capacity had grown rapidly to 336 GW by June 
2014, which made wind energy production roughly 4% of total worldwide electricity usage 
[10]. Denmark in particular, generated 40% of its total electrical power from wind. Moreover 
nowadays, more than 83 other countries are using wind power as a supply to their electricity 
grids. The use of wind power keeps growing and the market share of wind energy is predicted 
to reach 8% by 2018. By 2020, 4,000 MW of wind power is expected in the states of Victoria 
and New South Wales in Australia while up to 12% of electricity will be supplied by wind 
power around the world. 
A large proportion of wind power used today is produced from large-scale onshore or 
offshore wind farms, which are built at a utility scale. For instance, the world’s largest wind 
farm, Gansu Wind Farm in China consists of thousands of turbines. But when referring to wind 
turbine based DGs, this normally indicates the wind turbines connected at the distribution level 
and even at the residential level. Wind turbines can range in size from a 5 kW turbine at a 
residential level to a multi-MW turbine at a manufacturing facility, but commonly smaller than 
10 MW. For example, the largest one currently available is the Enercon E-126 with 7,580 kW. 
17 | P a g e  
 
 Solar energy 
Photovoltaic (PV) is the most significant DG using solar energy up to this stage, which uses 
solar cells assembled into solar panels, DC/AC power converter and electrical interconnections 
to convert sunlight into electricity. Solar PV systems can range from small sizes such as 
residential or commercial rooftop installations (a few to several tens of kW), to large sizes like 
centralized utility-scale PV stations (hundreds of MW). They can also be combined with other 
energy sources and energy storage systems. There are several advantages of a PV system: the 
resource of sunlight is free and in virtually endless supply; no noise or pollution is created from 
operating PV systems. Therefore, driven by the superiority of energy independence and 
environmental compatibility, PV systems have experienced great developments in the past few 
decades. At the present time, PV systems contribute roughly 1% of electricity generation 
worldwide. In 2015, the global PV markets approached the 200 GW mark, which is 
approximately 40 times the capacity of 2006 [11]. Moreover, solar PV is predicted to be one 
of the largest sources of electricity by 2050, it is expected to contribute 16% to the global 
demand [12]. In Australia, 80% of the maximum admissible capacity of solar PV has already 
been installed in the states of Queensland, South Australia and New South Wales.  
 Wind-solar hybrid power system 
Both wind and solar energy are variable and non-dispatchable due to their fluctuating nature. 
They can be combined to complement each other as the peak operating times of each system 
often take place at different times of the day and year. In China, a couple of companies are 
devoting time to the investigation of wind-solar hybrid systems, such as the Wind & Solar 
Hybrid Road Lamp System demonstrated in Haiti by Shanghai StarCreation Group Co., 
Limited. 
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 Hydropower system 
Hydroelectricity is one of the most widely used forms of renewable energy. Small 
hydropower systems normally range from 1 to 20 MW, aligning with the concept of DG. In 
2013, there were an estimated 75 GW of small hydropower systems installed around the world 
and the installed capacity is still growing with a potential of approximately 173 GW [13]. 
 Biomass energy 
Biomass uses raw organic material which could be used to generate a number of energy 
resources, such as heat, liquid or gaseous fuels and electricity.  
The non-REB DGs investigated at the present time consist of fuel cells and gas/steam 
powered combined heat and power (CHP) stations, based on resources such as diesel and 
natural gas.  
 Fuel cell system 
A fuel cell is a device that converts the chemical energy from a fuel into electricity through 
a chemical reaction. It was first invented in 1838 but was not commercially used till more than 
100 years later in the USA. After that, fuel cells have been used in commercial, industrial and 
residential buildings, and in some cases in remote areas as primary and backup power. The fuel 
cell market is growing and is projected to reach 50 GW by 2020. 
 Combined heat and power (CHP) system 
CHP refers to the use of a heat engine or power station to generate electricity and useful heat 
at the same time. Compared with the heat wasted in conventional centralized power plants, 
CHP stations are able to reach efficiency ratings in excess of 80% by making use of the heat. 
CHP systems can use a various set of fuels to operate such as natural gas, biomass and coal. 
For small and medium CHP units connected to the distribution networks, they are operating in 
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an on/off model, depending on the heat demands and the electricity tariff. Nowadays, CHP 
systems play a more significant role in enabling hospitals, schools and residential buildings to 
continue operating if the electricity grid breaks down.   
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Figure 2.2 DG classifications 
Different DG technologies are implemented to meet the diverse requirements of a wide range 
of applications, depending on the load requirements, including thermal needs, stand-alone or 
grid-connected power, power quality or environment issues, etc.  
2.1.2  Grid tied energy conversion technologies 
The energy conversion technologies from DGs toward the public AC grid are different due 
to the generator types of DGs. There are three basic types of DG generators introduced in the 
IEEE 1547 series of standards [14]: Induction Generator, Synchronous Generator and Inverter-
based Generator. Induction and Synchronous generators are two traditional generators already 
widely used in power plants which operate interconnected with the main grid. By contrast, the 
inverter-based DG does not operate in synchronism with the system. The three types of DG 
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have different applications and perform variously during operation, particularly when faults 
occur in the system. 
Induction DGs are typically small as their excitation is provided by an external source of var 
– typically less than 500 kVA. Compared with other generator types, the induction ones are 
less costly because they have no field windings or excitation system. They work to supply real 
power to the main grid but require a source of reactive power. The poor reactive power 
behaviour could be managed by introducing external electronic controlled capacitors on its 
terminal.  
On the contrary, synchronous generators are excited by an internal DC field winding and are 
able to provide both real power and reactive power to the utility. However, it involves 
synchronizing equipment to be paralleled with the utility. They are typically used in gas 
turbines and small hydro-generators. 
For both of the above two generator types, the energy is provided to the grid in mechanical 
forms. 
The last type of generator for DG is an inverter-based generator, which is typically an 
asynchronous generator connected to the power system via static power converters. In this case, 
the energy is provided to the grid in electrical form. The interconnection of inverter-based DGs 
may bring some challenges to distribution system protection and operation such as fault current 
behaviour and transient overvoltage in case of isolation. Compared to the other two DG 
generators, the inverter-based generators contribute much less fault currents to the system, 
which helps with protection coordination issues which is largely determined by inverter control 
design. The typical applications of inverter based generator are in micro-turbines, fuel cells and 
photovoltaic technologies. 
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At present, the most commonly used generator type for wind turbines above 1 MW is the 
Double Fed Induction Generator (DFIG) with variable-speed operation [15]. From an energy 
conversion point of view, DFIG could be regarded as a new technology, which is a combination 
of two converters and has both field windings and excitation systems. For an inverter coupled 
DFIG, both the stator and the rotor windings are connected to the source. The difference is that 
the stator is directly connected to the grid while the rotor is connected via slip rings and a back-
to-back voltage source converter. By using the converter, both the rotor and grid current can 
be controlled. Because of the large penetration of DFIG in the distribution system, it is a matter 
of priority to investigate its dynamic behaviour under fault conditions. 
2.2  Benefits Associated with DGs 
Obviously DG systems, particularly REB-DGs that use renewable resources come with a 
couple of advantages over traditional fossil-based generation systems. The merits that DGs 
installed in distribution networks can bring to the consumers as well as the utilities, which are 
priority to the centralized system, are recognized as following: 
 DGs can reduce the energy loss in the transmission section since they are mostly 
located very close to the consumers, often even in the same building such as rooftop 
solar PV or small CHP systems; 
 DGs can reduce the size and capacity of transformers and power lines needed since 
they are commonly connected to the low-voltage level T&D with a small scale of 
power delivered, thus the maintenance and equipment upgrades can be deferred; 
 DGs can provide network support; 
 DGs can be integrated into heating processes to increase the overall efficiency by 
making use of the waste heat; 
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 DGs help customers be more independent and have more choices about what energy 
sources are used to meet their electricity needs; 
 The REB DGs have less impact on the environment – reduce the consumption of 
fossil energy and greenhouse gas emissions. 
2.3 Challenges of Integrating DG into Modern Electrical Networks 
Although DG technologies especially REB DGs have merit as low maintenance and low 
pollution, their integration into the existing system has a tendency to bring adverse impacts on 
real-time operation and planning. As DGs increase the complexity of the distribution network, 
the increasing penetration of DGs will cause several technical problems. 
2.3.1. Fault current contribution 
Although most of the distribution network is  designed for uni-directional power flow only, 
the connection of DGs will produce inversion in the power flow [1]. This may lead to energy 
being sent from low voltage level to high voltage level, potentially causing power quality and 
stability related issues. Meanwhile, for downstream facilities the installation of DG will 
increase the prospective fault current, which may exceed the rating of the existing equipment 
such as circuit breakers. 
2.3.2. Disturbances to the system protection coordination 
The connection of DG to the distribution system causes changes to the magnitude and pattern 
of fault currents. First of all, the direction of currents in the distribution lines may reverse, 
leading to the failure of some protection relays without directional components. Secondly, due 
to the fault current contribution of DG units, the minimum and the maximum short-circuit 
currents for a fault in load feeders need to be revised and the fault current seen by the upstream 
protective devices (e.g. relay or re-closers) is different to the current seen by downstream 
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devices (e.g. fuse). This reduces the effectiveness of protection devices and sometimes may 
lead to miss-operation or mal-operation [16, 17]. 
In this case, the way to solve the problems brought on by the presence of DG to the protection 
system is to modify the sequence of protective events under fault conditions as follows, which 
may bring a large amount of extra work: 
 Trip the feeder side CB, being directed by its protective devices; 
 Trip the DG which is connected to the feeder; 
 Reconnect the feeder by the re-closer automatically; and 
 Reconnect the DG to the feeder after normal operating voltage and frequency are 
established. 
2.3.3. Difficulty in management of reactive power 
As discussed in Section 2.1.2, DGs can usually supply and absorb reactive power, depending 
on its generator type. Therefore, it increases the difficulty in managing the reactive power when 
DGs are integrated. 
2.3.4. Voltage profile 
The connection of DGs to a utility may also cause difficulty in voltage control. Generally 
speaking, the energy provided by DGs tends to cause a voltage increase at its terminal, which 
could in some circumstances be beneficial to those buses with low voltages. However, for a 
system under normal operation this may lead to control difficulties such as a requirement for 
transformer upgrading. On the other hand, the changes in voltage profile during faults would 
also cause technical problems in DGs, especially for wind farms. For a power system with wind 
turbines, one important aspect of ‘Grid Code’ is Fault Ride-Through (FRT) capability. It 
requires the wind turbine to remain connected to the grid during a severe disturbance and be 
able to return to normal operation very quickly after the disturbance ends.  
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The FRT contains two aspects, the low-voltage ride-through and high-voltage ride-through, 
which are related to the voltage dip and voltage swell during the fault respectively.  As the 
induction generators widely used in wind farms absorb reactive power from the grid to supply 
real power during normal states, they are not able to control their terminal voltages. When there 
is a fault in the circuit, the wind turbine can only transfer real power to the grid in proportion 
to the retained voltage. Working in such a situation for a long time, the generators may get to 
the over speed limit or over current limit, and finally they may be disconnected by the 
protection devices. Therefore, it is essential to investigate the low-voltage ride-through issues 
of the wind turbine [18]. Conversely, the high-voltage ride-through is related to voltage swell 
caused by a single-line-to-ground fault, sudden switching off of load or switching on of a large 
capacitor compensator [19]. Australia is the first country to develop high-voltage ride-through 
guidelines for grid-connected wind turbines. The ‘Grid Code’ in Australia requires wind 
turbines to withstand 130% of rated voltage for a period of 60 ms instead of going off-grid and 
to provide a large enough recovery current.  
2.3.5. Power quality 
As some DG technologies like solar PV, produce DC power, a DC-AC interface is required 
when these DG units are connected with the utility.  
However, the use of a DC-AC converter would inevitably contribute to high harmonics, 
making the power quality worse. 
Even for DGs producing AC power, a variable frequency AC voltage may be produced due 
to the variability of resources, such as wind energy. Thus, special technologies are required to 
achieve better power quality when DGs are interconnected. 
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2.3.6. Power reliability 
Some literature indicates that DG improves the reliability. However, when the proportion of 
capacity of non-dispatchable DG – like PV or wind turbine – in the utility increases, the system 
reliability will be negatively affected. 
In terms of PV, solar energy has intermittency issues which make PV energy less reliable. 
Besides, PV systems require additional equipment (such as solar inverters) to convert DC 
power to AC power in order to be used on the power network, which increases the complication 
of the power grid. Regarding wind turbines, they are usually required to be disconnected from 
the utility to allow faults to clear, which also decreases the reliability of the system. 
2.3.7. Factors that need to be considered 
As the integration of DGs may cause many unexpected problems especially under fault 
conditions, the IEEE standard is proposed as a technical guide for interconnecting DG with 
electric power systems [20]. Some of the most relevant requirements for DGs in the IEEE 
standard involves voltage requirements, grounding, synchronization and area energization. 
Meanwhile, the requirements involved in fault conditions are determined by different DG types. 
Generally speaking, the following factors need to be considered before the application of DG 
systems:  
 Original fault current levels at the point of DG interconnection; 
 Fault current level and duration of the interconnected DG; 
 Size and expected output of the DG unit and its operating mode; 
 Protection relay mechanism used in the branch of DG interconnection; 
 Feeder voltage regulation practice; and  
 Type of power converter. 
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2.4 Using Fault Current Limiter to Mitigate DG impacts 
As can be seen from Sections 2.2 and 2.3, the merits of DGs to the utility are on the basis of 
normal operation. In other words, most of the problems brought on by the presence of DG 
happen under fault conditions, in particular caused by the high fault current levels both from 
the utility and from DG itself. Therefore, limiting the fault current is a potentially good option 
for mitigating the DG impact on the utility. For example, the replacement of CBs due to the 
interconnection of DG could be delayed, and the protection coordination of the original relays 
could be maintained with limited fault current, even with high penetration of DGs. 
Alternatively the voltage at the DG terminal could stay at a relatively higher level without large 
voltage dip so as to keep DG connected for the short term in fault conditions. Among different 
current limiting technologies demonstrated in Chapter 1, the application fault current limiter 
has experienced great progress. And the utilization of a fault current limiter in minimizing DG 
impacts has already been investigated [21-25]. In this thesis, the characteristics and 
performance of a flux-lock type superconducting fault current limiter will be discussed in 
power networks with DG/DGs, to investigate its function on maintaining the coordinated relay 
protection as well as voltage aspect quality which are disturbed by the presence of DG.  
2.5  Summary 
This chapter gives an overview of distributed generation (DG), in respect to its development, 
benefits and challenges of adopting DGs in modern power networks. It is undeniable that there 
are a lot of benefits from developing DGs, especially the renewable energy based DGs, to the 
industry, the customer and the environment of the world. However, there is a need to be aware 
of several challenges to be solved before the interconnection of DGs, considering the stability, 
reliability and security of the ongoing power network. Finally, it is pointed out that the use of 
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fault current limiter (FCL) is able to mitigate some of the DG impacts such as on the protection 
restoration and voltage maintenance. 
In the next Chapter, literature reviews on the fault current limiters will be given, regarding 
their developments, classifications and applications. 
 
28 | P a g e  
 
Chapter 3. Superconducting Fault Current Limiter 
3.1  Overview of Superconducting Technology 
In 1911, Dutch scientist and Nobel laureate Kamerlingh Onnes (1853-1926) discovered that 
when the temperature of mercury dropped to as low as 4.7 K, its resistance would disappear. 
This phenomenon was then named as superconductivity of mercury and the temperature is 
called its critical temperature Tc [26]. Later research showed that many other materials also had 
properties of superconductivity with their own critical temperature. For example, a 
superconducting alloy composed of niobium and titanium (NbTi, 10 KcT  ) was found in the 
1960’s [27]. Due to its high critical magnetic field strength and current density levels it is still 
one of the most popular superconducting materials.  
However, as the ambient temperature required by such superconducting materials were quite 
low, the development of superconducting technology had been greatly limited by the state of 
low temperature technology at that time. 
The transition happened in 1986, Nobel Laureates J.G.Bednorz (German) and K.A.Muler 
(Swiss) discovered that the critical temperature of superconducting material Ba-La-Cu-O was 
up to 35 K [28]. In 1986, some cuprate-perovskite ceramic materials were discovered to have 
a relatively high critical temperature which was above 90 K [28]. Such kinds of material were 
then termed High Temperature Superconductors (HTS), as compared to the previous 
conventional superconductors with extremely low critical temperature. After that the Tc of a 
more practical HTS was gradually raised to as high as above 130 K [29]. The increase of critical 
temperature is very important because superconductors are able to be exhibited in liquid 
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nitrogen (with a boiling point 77 KbT  ), which is much cheaper and much easier to produce 
than liquid helium ( 4.2 KbT  ) or liquid hydrogen ( 33 KbT  ). 
 
Figure 3.1 Overview of superconducting critical temperatures for a variety of superconducting 
materials since the first discovery in 1911[30] 
3.1.1 Elementary properties of superconductors 
Most of the physical characteristic of superconductors differ from material to material, e.g. 
the heat capacity, the critical temperature, critical magnetic field, and critical current density at 
which a superconductor loses its superconductivity. However, there is a class of properties that 
are independent of the underlying material. 
 Zero electrical DC resistivity 
As we know, when electricity flows through a metal, the ‘free’ electrons start to move and 
constantly collide with the atoms creating the electric current. During this process, some of the 
energy is dissipated and converted into heat, which causes electrical resistivity in the conductor. 
Research shows that for a conventional pure metal conductor, its resistance approaches near to 
zero when the temperature drops to absolute zero. With an increase in temperature, the thermal 
vibrations of the atoms also increase and the electrons become more frequently scattered by 
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atoms. As a result, the resistivity of the conductor will correspondingly increase, as shown in 
Figure 3.2 (a). 
In comparison to a normal conductor, a superconductor appears to have zero resistivity when 
its temperature drops below its critical temperature. For situations above the critical 
temperature, the resistivity of a superconductor is similar to a normal metallic conductor, as 
can be seen in Figure 3.2 (b). This property of the superconductor is named as zero DC 
resistivity. 
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Figure 3.2 Comparison of resistivity of normal conductors and a typical superconductor 
 Meissner effect 
When a superconductor is located in a weak external magnetic field cH H , and at the 
same time refrigerated below its critical temperature, the magnetic field will be fully excluded 
from the inside of the superconductor. This property is known as ‘Meissner effect’, where cH  
is critical magnetic field strength for each superconducting material. 
In accordance with the response of superconductors to the magnetic field, they can be 
classified into Type I and Type II superconductors. Type I meaning the superconductor has 
only one single critical cH , above which all superconductivity is lost; whereas Type II 
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superconductors have two critical fields 1cH and 2cH , between which it permits partial 
penetration of the magnetic field. 
H<Hc,T<Tc  
H>Hc  
(a) (b) 
Figure 3.3 Meissner effect of a superconductor 
Furthermore, as a consequence of the magnetic field, there is another parameter which 
determines the state of the superconductor, current density J . Correspondingly, there are also 
two critical current density thresholds 1cJ  and 2cJ , for Type II superconductors.  
As a result, the working state of a HTS material (superconducting or normal conducting 
modes) is determined by its nonlinear response to temperature, magnetic field and current 
density variation. Fluctuation of any of the three parameters around their critical values will 
cause a transition of the superconductor between the Superconducting and Normal-conducting 
modes (S-N transition) for Type I superconductors, or mixed mode for Type II superconductors, 
as shown in Figure 3.4. 
A Type I superconductor has relatively low current carrying capacity because a transport 
current will generate its own internal magnetic field thus this seriously limits its application. 
While for Type II superconductors, when magnetic field strength increases to a value between 
1cH and 2cH , some penetration of magnetic flux is allowed to pass through the material, but 
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there remains no resistance to the flow of electric current. Almost all compound 
superconductors are Type II, which have a wider range of application. 
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Figure 3.4 States of Superconductor due to the temperature, magnetic field and current density 
variation (a) Type I Superconductor (b) Type II Superconductor 
3.1.2 High Temperature Superconductors (HTS) in this research 
Amongst all the superconducting materials nowadays, Bismuth Strontium Calcium Copper 
Oxide (BSCCO), Yttrium barium copper oxide (YBCO) and MgB2 are most frequently 
investigated and utilised in superconductivity applications.  
BSCCO is a family of high-temperature superconducting materials which have the general 
chemical formula Bi2Sr2Can-1CunO2n+4+x, discovered by Hiroshi Maeda and colleagues around 
1988 [31]. BSCCO was the first HTS material to be used for making practical superconducting 
wires. BSCCO tape with a critical temperature of 105 K, known as first generation wire, has 
been commercially available since the late 1990’s.  
YBCO is a family of crystalline chemical compounds having the generalized formula 
YBa2Cu3O7-x, which was found to have a critical temperature of 93 K in 1987 by Maw-Kuen 
Wu, Chu Ching-wu and their graduate students Ashburn and Torng [32].  It is the first material 
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ever revealed above the boiling point of liquid nitrogen. It can be manufactured in either thin 
film form or as a coated conductor. The thin film of YBCO is created on a substrate using a 
pulsed laser deposition (PLD) technique [33]. However, YBCO thin film has two problems 
which limit its commercial application. Firstly, YBCO is very sensitive to grain boundaries. If 
the grain boundary angle is greater than 5°, the performance of YBCO thin film will be 
seriously affected. Secondly, YBCO thin film is very brittle, which for example, is difficult to 
wind into coils. The Amperium wire (a ‘344 YBCO superconductors wire’), being known as 
the second-generation wire is commercially produced by American Superconductor 
Corporation (AMSC) [34, 35]. 
The discovery of MgB2, which exhibits superconductivity below 39 K, attracted great 
research interest when it was discovered in 2001 by the group of Akimitsu [36], because it has 
the highest critical temperature among all conventional superconductors and quite low cost. 
MgB2 can be made into round or square wire form and also flat tape. 
3.1.3 S-N transition characteristic of a HTS 
The resistance transition of a typical HTS material such as YBCO thin film [37] in terms of 
temperature  and current density  can be described by  
    (3.1) 
: critical current density of the YBCO material; 
: temperature of the YBCO material; 
: the exponent of  power law relation. 
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It can be seen from (3.1) that the resistance is determined by the current density and 
temperature . Since the temperature may increase to a high value rapidly, exceeding the 
critical temperature quickly, the second step of (3.1) only exists for a very short time. Therefore, 
in practice  is mainly determined by the temperature when  is greater than the critical 
temperature . The tendency of temperature after fault current injection within several 
milliseconds is demonstrated in [38] and [39], whereas the resistance of YBCO dependence on 
temperature is shown in [40]. 
3.1.4 Application of HTS in electrical power system 
After the discovery of High Temperature Superconductors (HTS) in 1986, the deployment 
of Superconductors in power systems has attracted more and more attentions. HTS materials 
have already been used in many fields such as electrical power systems, medical applications, 
electronics and even trains. However, the relatively low temperature environment required by 
superconductors restricts their application in daily life. Nowadays, new applications are 
operational in laboratories and are promising to spread worldwide, if the cooling process 
becomes less expensive or easier to access. 
The application of HTS in electrical power systems is mainly based on its zero resistance, 
hence zero losses during normal operation. 
Superconducting cable is a potential developing direction of HTS application. As we know, 
power cables used nowadays can only carry limited currents; otherwise they would heat and 
melt. Superconducting power cable however would be able to solve this problem. Although 
large scale use of HTS cable is unprofitable due to the cooling requirement, the cable prototypes 
made of HTS cooled with liquid nitrogen have been built on small distances [41]. 
Superconducting Magnetic Energy Storage (SMES) is another important application of 
HTS [42, 43]. The working principle of SMES is: the energy is stored via an electric current 
J
T
scR T
cT
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sent in a coil made of a superconducting wire; as soon as the coil is short circuited, the current 
stays without decay since there is no loss and produces a magnetic field as in MRI coils. Hence, 
the energy is stored in the coil in a magnetic and electric form. The stored energy can be 
released back to the network by discharging the coil. SMES was the first superconducting 
application used on an electric network. Owing to the requirements of cooling and the high 
cost of superconducting wire however, SMES is currently used for short duration energy 
storage only. 
One significant application under active development based on HTS technology is 
Superconducting fault current limiter (SFCL). SFCL is quite attractive due to the rapid, reliable 
and effective current limitation, automatic recovery and zero impedance during normal 
operation. There are several topologies of SFCL proposed and under current research. 
Prototypes of some of the configurations have already been built and field tested, such as 
resistive type and saturable-core type SFCL. Countries including Germany, UK, USA, Korea 
and China are active in SFCL investigation and development. 
HTS also shows great potential in other electric power devices such as generators, motors 
and transformers, with significant higher efficiency and smaller losses and/or size [44-48]. 
3.2  SFCL Categories 
Superconducting Fault Current Limiter (SFCL) is the most important application of HTS in 
a power system and turns out to be a main developing direction of FCL [49, 50]. The basic 
working principle of a SFCL is as follows: 
 In normal steady-state conditions, a SFCL ideally has zero impedance, the impact of 
which on the healthy power system can be ignored; 
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 Under fault conditions such as short-circuits, the SFCL will be transferred to a high 
impedance state to limit the fault current; 
 After fault clearance (e.g. by the operation of a circuit breaker), the SFCL would 
return to its zero impedance state, waiting for another fault. 
SFCLs can be categorized into quench type and non-quench type regarding the working state 
during operation. According to their configuration and character, SFCL’s can be classified into 
numerous subcategories as shown in Figure 3.5 [51].  
For the quench type SFCLs, they work on an impedance change (from a near-zero value to 
a relatively high value) of the superconductor when a fault occurs to limit the fault current, 
including non-inductive reactor type, inductive/resistive type, transformer type, hybrid type, 
three-phase reactor type, flux-lock type and magnetic-shield type. The operating state of a 
quench type SFCL in a power system is pre-fault stand-by state, during fault limitation state 
and after fault recovery state (seen in Table 3.1).  
Table 3.1 Quench type SFCL states of work 
SFCL state Duration SFCL current HTS state 
Stand-by months <=operating superconducting 
Limitation <0.06s fault resistive 
Recovery seconds to minutes - resistive to superconducting 
*HTS: high temperature superconductor, which can be created by using superconducting tapes or bulk 
materials 
However for the non-quench type SFCLs, a superconductor is used only to reduce losses and 
they work upon the high-density unimpeded current-carrying capacity of the superconductor, 
including saturable magnetic core type and diode bridge type. 
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1. Three-phase type is non-quench type in single-line-to-ground fault, but is quench type in other 
conditions. 
Figure 3.5 Classification of SFCL 
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3.2.1 Quench type SFCL 
It is a common understanding that the quench type SFCL uses the quench as the primary 
mechanism to change from low impedance to high impedance. The basic working principle of 
a quench type SFCL is as follows:  
 In a normal steady-state condition, the resistance of HTS material is close to zero in 
the superconducting domain, making the impact of an ideal SFCL on the healthy 
power system negligible;  
 Under fault conditions such as short-circuits, the current flowing through the 
superconductor will increase. As long as the current flowing through the 
superconductor exceeds the value of its quench current (or critical current) 
qI , it will 
quench to a high resistive state. The resistance of the superconductor in this manner 
will determine the impedance of the SFCL device. 
 After fault clearance (e.g. by the operation of a circuit breaker), the current flowing 
through the HTS drops back to a small value. The HTS then will cool down and 
recover to its superconducting state again, being ready to protect the circuit from the 
next fault. 
As discussed before, the transition of HTS material under fault could be expressed by (3.1). 
In practice, for the purpose of transient simulation study, equation (3.1) can be further 
transformed into a more simplified representation, which is expressed in (3.2): 
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𝑅𝑛 : the maximum resistance of the SFCL in quenching state; 
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𝑇𝐹 : the time constant of the SFCL during transition from the superconducting state to 
the normal state; 
            𝑡𝑓 : the time of fault occurs (the time for SFCL to start quench); 
            𝑡𝑟 : the time to start recovery. 
When the SFCL is cut off or the fault is eliminated, its resistance will drop back to a near 
zero value, which is the recovery process of a superconductor. The equation of SFCL resistance
SFCLR  expressed by (3.2) describes both the quenching and recovery characteristics [52]. 
Based on experimental results in [53-55], the recovery process can generally be divided into 
two parts, being expressed in (3.3), 
 
1 1 1 2
2 2 2
( )                  
( )                        
r
r
a t t b t t t
a t t b t t
   

  
  (3.3) 
𝑡1: the first recovery-starting time; 
𝑡2: the secondary recovery-starting time; 
𝑎1 ,  𝑏1 , 𝑎2 , 𝑏2: coefficients of the first-order linear function based on experimental 
results.  
Figure 3.6 illustrated the quenching and recovery characteristics of a typical HTS material 
according to equations (3.2) and (3.3). Sets of values of the above parameters, which can be 
used for modelling HTS material, are shown in Table 3.2. The recovery time of HTS should be 
set to coordinate the reclosing time of a certain power system, usually less than 0.5 s. 
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Figure 3.6 Quenching and recovery characteristics of HTS 
Table 3.2  Supposed parameter of HTS 
Parameter 𝑹𝑺𝑭𝑪𝑳 (𝛀) 𝑻𝑭 (s) 𝒂𝟏 𝒃𝟏 𝒂𝟐 𝒃𝟐 
Value 1~2, j1~j2 0.01 5 3 20 50 
 
Five typically topologies of quench type SFCL are introduced and compared as follows: 
 Inductive/resistive type of SFCL 
The topology of inductive/resistive type of SFCL is shown in Figure 3.7, consisting of a 
superconducting tripping coil in liquid Nitrogen and a traditional copper current limiting coil 
in parallel [56]. When the system is working in its normal state, the current flowing through 
the superconducting coil is small and under the critical current of the particular superconductor, 
thus the coil is in its superconducting state and has no impedance, short-circuiting the 
traditional coil. Therefore, the SFCL causes no steady-state loss during normal operation. 
When there is a fault in the circuit, the instantaneous increasing fault current will exceed the 
critical current of the superconductor and drive it to quench. The quench time is typically in 
micro-seconds in which the superconducting coil converts to a high resistive state, pushing the 
current to flow through the normal current limiting coil. The normal inductive/resistive coil 
will then limit the fault current to an acceptable level [56-58]. The superconducting coil here 
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is used to trip rather than to limit the fault current so as to avoiding instantaneous overvoltage 
during the circumstance of state changing.  
 
Figure 3.7 Inductive/resistive type SFCL [56] 
The advantages of this type of SFCL are simple structure, low voltage dip in normal state 
and fast response under fault conditions. However in normal states, the full load current flows 
through the superconducting coil so that superconducting cables with low AC loss and high 
current capacity are needed. The problem is that the mechanical and thermal issues during 
manufacture of such superconducting cables are still difficult to deal with. Besides, the 
recovery time of these superconductors are typically long.   
 Transformer type of SFCL 
The transformer type of SFCL [59, 60] has two classifications: two windings transformer 
type SFCL and four windings transformer type SFCL. The primary winding of two windings 
transformer type SFCL is made from a traditional copper coil and connected in series with the 
main circuit, while the second winding is a short-circuit superconducting coil in liquid Nitrogen, 
seen in Figure 3.8. When the system is in a normal state, this kind of SFCL has little impedance 
as a result of the short-circuited second side winding. However when a fault occurs, the 
superconducting winding is driven to quench by the increasing fault current and transfers to a 
Normal coil
Superconducting coil
Liquid Nitrogen
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high impedance state. Therefore the equivalent impedance of the transformer will increase to 
limit the fault current. 
 
Figure 3.8 Transformer type SFCL [59] 
The four winding transformer type of SFCL has four superconducting windings. On the 
primary side of the transformer, a main winding and an auxiliary winding are connected in 
parallel. The critical current of the main winding is smaller than that of the auxiliary winding 
and meanwhile the leakage reactance of the main winding is also smaller than that of the 
auxiliary winding. The circumstance of the second side of the transformer is similar to the 
primary side. During normal states, all four coils are in a superconducting state and the current 
flows through the main windings with negligible impedance. Under short-circuit fault 
conditions, the main windings quench to a resistive state and drive the fault current into the 
auxiliary windings with larger impedance so as to limit the fault current.  
The advantage of the transformer type SFCL’s particularly the two winding type is that the 
superconducting coil is not connected to the main circuit by a current lead. Therefore little heat 
loss is generated during the normal state. The disadvantage is that a non-metal low-temperature 
Dewar is needed to place the superconducting coil in. 
 
Normal coil
Superconducting 
coil
Liquid Nitrogen
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 Three-phase transformer type of SFCL  
The topology of the three-phase transformer type of SFCL can be seen in Figure 3.9, 
consisting of three superconducting windings with the same number of turns on the same iron 
core [61]. The sum of the three phase currents is zero during normal states and therefore no 
flux change happens in the iron core. Therefore, the SFCL turns out to be a low impedance 
device in the system. When a single-phase to ground occurs in the circuit, balance between the 
three phase currents will be lost. The fault current will then be limited by the increased zero 
sequence impedance, hence the superconducting windings will not quench. For either two-
phase-to-ground or three-phase faults, the superconducting coils will quench to limit the fault 
current.   
 
Figure 3.9 Three-phase transformer type SFCL [61] 
As over 90% of faults in power systems are single-phase-to-ground faults, this topology of 
SFCL has great advantages of simple structure, high reliability, self-trigger and particularly no 
quench for superconductors.  
The disadvantages are large iron core weight as well as AC superconducting cables needed, 
with high cost and considerable loss.   
Phase U
Phase V
Phase W
Iron core
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 Magnetic-shield type of SFCL 
The magnetic-shield type of SFCL [62, 63] topology consists of three major parts: ordinary 
copper coil, superconducting shield cylinder and iron core, as seen in Figure 3.10. Under 
normal operation conditions, the cylinder is in a superconducting state and induces shield 
current according to the normal circuit current. Therefore, the flux produced by the copper coil 
is offset by that generated from the shield current. The impedance of the equipment is 
determined by the air-gap flux between the coil and shield cylinder, which is relatively small. 
When a fault occurs, the superconductor quenches to a high resistive state and will not balance 
the flux produced by the copper winding. The increasing impedance of the equipment thus can 
limit the fault current.  
 
Figure 3.10 Magnetic-shield type SFCL [62, 63] 
The most significant advantage of the magnetic-shield SFCL is that it is easier to produce a 
superconducting cylinder than cable by industry. Additionally, there is less heat loss as no 
connection between the superconductor and the main circuit is needed. The disadvantage is 
that instantaneous overvoltage may occur and a long recovery time is required.   
 Flux-lock type of SFCL 
The structure of flux-lock type of SFCL is shown in Figure 3.11. Three ordinary coils with 
turns N1, N2 and N3 are wound on the same iron core [64]. Coil 1 is connected with the 
45 | P a g e  
 
superconductor in series and they together are interconnected in parallel with Coil 2 into the 
main circuit. An individual magnetic circuit is generated by Coil 3, resistance R, capacity C 
and magnetic coil Lf.  
 
Figure 3.11 Flux-lock type SFCL [64] 
As can be calculated from Figure 3.11, the voltage across the three coils is: 
  (3-4) 
   (3-5) 
  (3-6) 
where, the direction of V2 is determined by the round directions of Coil 1 and Coil 2. 
When the system is operating in its normal state, the superconducting is in a non-quench 
state with no voltage dip, therefore , thus: 
   (3-7) 
If  , then: 
     (3-8) 
   (3-9) 
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Therefore the equipment causes no power loss. Besides,   then the superconductor can 
keep its superconducting state.  
When there is a fault in the circuit, the superconductor quenches by the increasing fault 
current, then: 
   (3-10) 
and the fault current can be limited. Optimal parameters and the flux produced by Lf can 
additionally improve the fault current limiting performance. 
3.2.2 Non-quench type SFCL 
Non-quench type SFCL obtains high impedance by an auxiliary circuit, in which DC current 
flows through the superconductor (SC). Therefore, no quench occurs when SFCL limits fault 
current even during a fault period. In this case, the problem of quench recovery can be avoided.  
There are two typical topologies of non-quench type SFCL’s as follows: 
 Saturable-core type of SFCL 
Figure 3.12 shows the basic topology of saturated iron-core type of SFCL [65, 66]. There 
are two iron cores and in each core there is a normal winding and a superconducting winding. 
The two high temperature superconducting coils are connected in series with the same rotation 
about the core and supplied by a DC bias, while the two normal coils are connected in series 
between the load and the source but wound in opposite directions around the core. 
In the normal state, the high DC current in the superconducting windings drives the iron core 
into a deeply saturated state, so that the permeability is negligible and the impedance generated 
by the normal coil is near-zero. However during a fault state, the high magnetic fields produced 
by the fault current offsets the DC bias in one of the cores and helps it leave the saturated state. 
The high impedance of the unsaturated coil is then introduced into the circuit to limit the current. 
0fi 
1 2 30,   0,   0fV V V i   
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The two normal coils are alternately in and out of a saturated state because of the AC current 
polarity in a whole cycle [67]. 
 
Figure 3.12 Saturable magnetic core type SFCL [67] 
The significance of this type of SFCL is that the superconductor does not quench into a 
resistive state during the fault state, so there is no recovery time for the SFCL to return to 
normal condition after the fault is eliminated. As a result, the SFCL can be coordinated with a 
re-closer. In addition, the DC superconducting cable utilised here is easy to produce and the 
current limiting level can be improved by adjusting the DC bias. However, under fault 
conditions, the iron cores keep transferring from in and out of a saturated state, which will lead 
to considerable voltage harmonics. 
 Diode bridge type of SFCL 
The concept of a diode bridge type of SFCL was proposed by Los Alamos National Lab 
(LANL) and Westinghouse Electric Company in 1983 [68], the structure of which can be seen 
in Figure 3.13. It consists of a diode bridge (D1~D4), superconducting winding L and a DC 
constant current source Is. In the normal operating state, the value of Is is regulated to make it 
override the peak value of circuit current I, driving D1~D4 open. The impedance of the SFCL 
is negligible. When a fault occurs, the magnitude of the increased fault current I will exceed Is, 
in the positive half cycle of I, D3 and D4 will close while in the negative half cycle of I, D1 and 
Normal coil
Superconducting coil
Vdc
Superconducting coil
Normal coil
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D2 will close. Therefore, the superconducting coil will be inserted into the circuit automatically 
to limit the fault current [69].  
 
Figure 3.13 Diode bridge type SFCL [68] 
The advantage of the bridge type of SFCL is multiple starts in a short time that can cope 
with re-closers and there is no AC loss in the superconducting coil in steady state condition. 
One of the drawbacks is low voltage application for the use of power electronics. Another 
disadvantage is that it is complex and expensive to be well maintained as in the normal state 
the DC current flowing through the superconductor is relatively high.   
3.2.3 Comparison between different types of SFCL 
At present, the SFCL topologies described above are not yet commercially available due to 
many reasons such as high manufacture and maintenance costs. Meanwhile, it is quite difficult 
to predict which topology will be the most promising in the future. The main requirements of 
an ideal fault current limiter have already been listed in Chapter 1. To fulfil these requirements, 
the SFCLs are compared in a general sense of operational capability, performance and size, 
depending on their functions and characteristics as shown in Table 3.3. 
It is easy to understand that the resistive SFCL is the most compact design due to its simple 
structure, fast response and small size. However, a fast recovery feature is commonly offered 
by those types not using the quench of the HTS. Although the diode bridge type has quite 
IsAC
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competitive features like the resistive type, the power electronics used (diodes and thyristor) 
make it not fail-safe as there is no current limitation in case of a failure of these components.  
Table 3.3 Comparison: General Characteristic of SFCL Technologies [70] 
Technology Triggering Recovery Size /Weight Losses 
Resistive/Inductive  Passive 
<1/4 cycle 
Must be cooled; 
tens of ms to 2 s 
Potential to be 
small 
HTS AC loss; 
Current lead loss 
Transformer / 
3-phase Transformer  
 
Passive 
 
Few seconds Large and 
heavy due to 
iron core 
Primary coil AC 
loss; 
Iron core loss 
Magntic Shielded-core Passive  
Immediate 
Must be cooled; 
Faster than resistive 
Large and 
heavy due to 
iron core 
Primary coil AC 
loss; Iron core loss 
Flux-lock SFCL Passive 
<1/4 cycle 
Could be Immediate Large and 
heavy due to 
iron core; a third 
winding is 
needed 
Iron core loss; 
Primary & 
secondary  coil AC 
loss; 
Current lead loss; 
HTS AC loss 
Saturated iron-core 
SFCL 
Passive 
Immediate 
Immediate Large and 
heavey due to 
two iron cores 
Iron core loss; 
Primary coil AC 
loss; 
DC power required 
to saturate the iron 
core 
Diode bridge Passive 
Immediate 
Immediate Potrntial to be 
small 
Semiconductor AC 
loss; 
Current lead loss 
50 | P a g e  
 
Further summaries of different SFCLs can be found in a more comprehensive comparison 
from an EPRI survey in 2005 [70]. Due to recent progress in HTS materials, cooling systems 
and other related research fields, further developments have occurred on the basis of these 
proposed topologies.  
3.3 Application of SFCLs 
An electrical power system is generally composed of generation, transmission and 
distribution networks. Fault current limiters have the potential to be deployed in all parts of the 
utility, as depicted in Figure 3.14. 
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Figure 3.14 Application of FCLs in power electrical networks 
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According to the actual location in the system, the requirements for the FCL device vary 
significantly to effectively limit the fault current as well as to maintain the stability of the power 
network. Generally speaking, FCLs applied in power generation and distribution networks are 
low to medium voltage level. The installations in the transmission network are of a high voltage 
level, normally over 72 kV.  
3.3.1 Power generation  
It is clearly understood that the addition of new generation to an existing power system will 
increase the short-circuit fault current levels, particularly at places close to the generation 
connection point. Subsequently, there may be a need for upgrading or replacement of existing 
equipment in a substation due to the installation of new power plants. In this case, with FCLs 
inserted in the feeder location in series with generators, the upgrade of some old substations 
could be delayed, e.g. locations 1 and 10 in Figure 3.14. 
The function of FCLs at location 2 (power station auxiliary power supply system) is to 
increase the reliability of power plant auxiliaries and also to reduce or maintain the fault current 
levels within the ratings of existing equipment. 
3.3.2 Power transmission  
Up till now, there has not any commercially used FCL for transmission level networks. 
However, several potential applications have been proposed. As can be seen in Figure 3.14, 
location 3 is the coupling of transmission level substations, while locations 4 and 5 are coupling 
of sub-grids. Generally speaking, FCLs at these places would increase the fault current capacity 
during normal operation without increasing the fault current levels. Particularly when there are 
important devices such as superconducting cable in the network, the FCL’s are vital to protect 
them from being destroyed by high fault currents, such as the one at location 5.  
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Besides, as buses at high transmission levels often split to avoid fault currents, installing an 
FCL in the busbar coupling is an ideal method to provide flexible operation and low system 
impedance while reducing short-circuit currents to an acceptable level.  
3.3.3 Power distribution  
FCLs applied at distribution voltage level are more feasible and flexible. As can be observed 
from Figure 3.14, FCLs could be inserted at the bus bar coupling in the substation (locations 6 
and 12), at the transformer feeder (locations 8 and 9), or at the coupling of DG (location 10). 
For FCLs installed in the bus bar coupling, they help the transformers to operate in parallel, 
without exceeding the short-circuit capability of the main ring units. As a result, the voltage 
drop could be reduced and the power quality could be improved. Additionally, introducing 
FCL in each transformer feeder is able to further increase the fault current capability, which 
enables the connection of larger loads. 
At the same time, with the remarkable progress in renewable energy technologies the 
concentration of installed micro generation at LV levels as well as DGs at MV levels are 
increasing. The utilization of FCLs is able to prevent expensive asset replacement and ensure 
safe operating conditions at substations on the network.  
3.3.4 SFCL development status 
At the present time, several SFCL products have been developed and tested all around the 
world.  
In the USA, Zenergy installed a three-phase 15 kV saturable-core SFCL with a 1.2 kA line-
current rating at Southern California Edison’s (SCE) Shandin substation in San Bernardino, 
California in early 2009. The SFCL is indicated to be capable of limiting about 30% of a 23 
kA symmetric prospective fault current and allow about 15 kA of let-through current, 
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depending on the requirements of the protection scheme. As the recovery of saturable-core 
SFCL is immediate, it can potentially perform several limiting actions in succession [71].  
In Europe, two SFCL devices are expected to be demonstrated in pilot projects to test their 
commercial viability. The first is Nexans SFCL in the UK (a 12 kV/2 MVA resistive SFCL, 
2009) and Germany (a 12 kV/16 MVA Nexans SFCL with rated current capability of 800 A 
and an inrush current of 1800 A for 15 s, 2009) respectively. The second project is in Italy, 
where a 9 kV/15 MVA resistive-type SFCL was demonstrated.  
In Asia, a 35 kV/90 MVA three-phase saturable-core SFCL was installed at Puji substation, 
in Southern China, in Dec 2007 [41]. The current of the SFCL is 1.5 kA at normal condition 
and the expected maximum fault current is 41 kA. Limiting capacity is projected to be 23 kA. 
In Japan, a SFCL transformer is under development at Nagoya University while a line-
commutation hybrid resistive SFCL was developed for use at the sub-transmission (22.9 kV) 
level in Korea. 
A summary of SFCLs prototypes tested and demonstrated in power systems around the 
world can be found in Appendix B [72-83].  
3.4  Challenge of Adopting SFCLs 
There are a couple of technical problems which must be considered prior to the installation 
of a SFCL device, such as the topology to be used, location and impedance sizing. These 
features will potentially influence the effects of an SFCL on system voltage, power and 
frequency during and after faults, as well as the impact of SFCLs on protection systems. 
3.4.1. Topology 
Several topologies of SFCL have been compared in Section 3.2. In practical application, the 
requirements for FCLs installed at different locations vary significantly. For instance, for a 
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SFCL at a coupling of local generation units, the recovery requirement may be much more 
stringent than that in a typical bus bar coupling application in a substation with alternate feeds. 
Therefore, the SFCL model used should be selected according to the application circumstances. 
3.4.2. Locations 
To achieve maximum benefit from installing FCLs in a power utility, they could be applied 
at all possible locations. Inevitably however, the effects of FCLs at some locations would 
overlap each other, leading to a waste of money. Considering the high cost of SFCLs, a strategy 
of optimal allocation with a minimum number of SFCLs to achieve maximum benefits need to 
be considered. The best locations of a given power network need to be found. 
3.4.3. Impedance 
There is no doubt that larger SFCLs with larger impedance will have better performance on 
limiting the short-circuit current. However, the impedance of a SFCL, that is the resistance of 
the HTS material, is one of the important indicators of the SFCL cost. Larger resistance will 
lead to higher cost. Therefore, the rating of the SFCLs deployed also need to be optimally 
determined prior to application in the power utility. 
3.5  Summary 
This chapter introduces the origin, development and the future expectations of SFCL, with 
a detailed review on the HTS characteristics and comparison among several proposed SFCL 
topologies. The potential applications of SFCLs in a power utility have been discussed, with 
regard to different voltage levels. Furthermore, the challenges of adopting SFCL have also been 
presented.  
In the next chapter, a new topology of flux-lock type SFCL with improved behaviour will 
be introduced in detail, parameters of which are optimized to achieve desired performance. 
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This topology is then compared with the resistive SFCL, with regard to the steady-state voltage 
drop and the fault current limitation. 
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Chapter 4 Modelling of An Improved Flux-lock 
Type of SFCL 
4.1  Overview of Flux-lock SFCL Development 
The concept of flux-lock SFCL first appeared in the 1990s and has been developed for many 
years thereafter. The earlier proposed flux-lock SFCL layouts are based on a three coil design, 
as shown in Chapter 3 [87], with a magnetic coil used to trigger the superconductor to pinch 
off. Improvements in superconducting material technology have since allowed the 
simplification of this design to a structure with two coils only, as shown in Figure 4.1 [88-90]. 
This great simplification of the structure of flux-lock SFCL allows the current limiting 
impedance of the device to be easily obtained, assuming the coupling coefficient between two 
coils to be 1. Specifically speaking, the fault current limiting impedance of the device and the 
initial current level of the HTS element can be set as an arbitrary value by adjusting the number 
of turns and the winding directions of the coils. 
+  V1     -
I1
Isc_nom
(Isc_fault)
Rsc
I2
Inom (ISFCL)
+ V2  -
+ Vsc  -
HTS thin film
 N1 
 N2 
 
Figure 4.1 Simplified Flux-lock SFCL configuration [88] 
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However, one problem related to this type of SFCL is that the abruptly generated magnetic 
flux by increasing fault current and the quench of the HTS element can saturate the iron core; 
particularly during the first several cycles of the fault.  
As SFCL are installed to alter fault current levels, they come with the risk of disturbing the 
original coordination of the protection devices. In [91] J. S. Kim et al. suggest a method to 
maintain the same operation time of the overcurrent relay in a network after the installation of 
a flux-lock type SFCL. In this paper, a flux-lock SFCL with a third winding is introduced and 
the third winding is treated as the operational source of the overcurrent relay during fault 
conditions, as depicted in Figure 4.2. It is suggested that through this adjustment of the turns 
ratio between the first and the third coils, the operating time of the overcurrent relay could be 
restored. 
N1
V1
N2
V2
N3
HTS1
CB
OCR
Ifcl
 
Figure 4.2 Configuration of the flux-lock type SFCL with relay coordination [91] 
Besides, limiting the peak magnitude of the fault current is another important application 
aspect of SFCL. The peak current after the fault incidence depends on the transient component 
of the fault current, which is determined by the fault condition. A new configuration of flux-
lock type of SFCL with a third winding is proposed in [92] to reduce the peak of the fault 
current. The basic concept of this topology is similar to an ordinary flux-lock type SFCL 
structure during normal operation, while under fault conditions, the large induced voltage in 
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coil 3, caused by the generated magnetic flux in the iron core, is able to be used to limit the 
amplitude of the initial fault current, as can be seen in Figure 4.3. 
N1
V1
N2
V2
N3 V3
HTS1
HTS2
Ifcl
 
Figure 4.3 Configuration of the flux-lock type SFCL with the peak current limiting function. [92] 
Due to their common purpose and similar structure, flux-lock SFCL have mainly been 
compared to transformer type and flux-coupling type SFCL. In [93] H. S. Choi and S. H. Lim 
compared the performance of the flux-lock and transformer type of SFCL using YBCO thin 
film. These two topologies are quite similar and both have advantages such as more design 
flexibility, isolation between HTS and the power line, as well as reduction of heat loss. 
Moreover, with the same turns ratio and winding direction, the transformer type of SFCL was 
found to be more effective in limiting fault currents. In terms of power loss in the YBCO thin 
film, the transformer type performed better due to lower resistance, current and voltage of the 
YBCO element. However, in respect to flux in the iron core, the flux-lock type was less at risk 
of core saturation than the transformer type.  
In [94] H. S. Choi et al. compared the impact of turns ratio variations on the characteristics 
of flux-coupling and flux-lock type SFCL. These two types of SFCL have a similar structure 
but slightly different operational characteristics. Both of these types are able to adjust the initial 
current limitation by means of adjusting the winding turn numbers, when the quenching current 
of the HTS element is fixed. 
In general, the advantages of using Flux-lock SFCL over the other types are: 
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 More design flexibility: the current limiting inductance and the initial limited current 
can be adjusted by proper design of the winding characteristics; 
 Isolation between the HTS element and the power line; 
 Flexibility in selecting the HTS element: compared with the HTS cable, the HTS tape 
or thin film has better behaviour, being a very active and promising research field of 
the superconductor; and  
 Reduction of heat loss of the HTS element under normal conditions: only the HTS 
element needs to be emerged in liquid Nitrogen, so that the operation and maintenance 
costs could be largely reduced. 
However, the obvious disadvantage of flux-lock SFCLs is the extended recovery time of the 
superconductor after fault clearance, which makes it difficult to coordinate with the rest of the 
protection system, such as auto re-closers. 
In this chapter, an improved flux-lock SFCL is proposed by the PhD candidate to solve the 
problem of a long recovery time and at the same time provide good current limiting behaviour. 
The performance of the new flux-lock SFCL is then compared with the resistive SFCL in a test 
system regarding their current limitation. The contents of this chapter are mainly based on the 
works published by the PhD candidate in [84-86]. 
4.2  Operating Principle of an Improved Flux-lock SFCL  
A Flux-lock SFCL with a trigger circuit is proposed by the PhD candidate, which is analysed 
and discussed in this thesis. The trigger circuit is introduced to reduce the after-fault recovery 
time of the device. The basic configuration of the proposed device is depicted in Figure 4.4. 
Specifically, there are two coils connected in parallel and connected to the main circuit, with 
turns of 1N  and 2N  respectively. These two coils could be wound on the same or separate iron 
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core legs depending on the core structure. The HTS element is connected with the secondary 
coil in series via a controllable High Speed Switch (HSS), as already previously described in 
[95-99], and immersed in liquid nitrogen inside a cryostat. A control circuit is deployed 
between the primary and secondary windings to convert the state of HSS before, during and 
after faults.  
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Figure 4.4 Basic configuration of flux-lock type of SFCL. 
Depending on the winding directions (in fact the flux directions) of both coils, the flux-lock 
type SFCL can be classified into two categories: 
 In additive polarity the magnetic fluxes generated in both coils enhance each other 
in superposition. This can be achieved by winding coils in the same direction on the 
same leg or in opposite directions when wound on two separate legs; 
 In subtractive polarity the magnetic fluxes generated in the coils cancel each other 
out. This can be achieved by winding both coils in opposite directions on the same 
core leg or in the same direction on different core legs. 
From the device configuration shown in Figure 4.4, the relationship among the variables are 
given as (4-1) to (4-3): 
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 1 2 11 1 1
di di d
V L M N
dt dt dt

     (4-1) 
 2 1 22 2 2
di di d
V L M N
dt dt dt

     (4-2) 
 1 2 2sc sc scV V V V R I      (4-3) 
iL : Self-inductance of coil i ; 
iN : Winding turn numbers of coil i ; 
iV : Voltage drop across coil i ; 
i : Flux passing through coil i ; 
i : Coil serial number that 1i   means primary coil while 2i  represents secondary coil; 
1 2M k L L : Mutual inductance between two coils; 
k : Coupling coefficient between two coils; 
scR : Possible resistance of the HTS element; 
scI : Current passing through the HTS element. 
Besides, the positive symbol “+” is used for additive polarity whereas the negative symbol 
“-” is for subtractive polarity in (4-1) and (4-2).  
4.2.1.  Normal operating state 
Under normal operating conditions, the HTS element is operating in its superconducting 
state with zero impedance (for superconductor, R
sc
= 0) and the current flowing through it is
_ 2sc sc nomI I I  . As a consequence, the voltage drop across the element is zero ( 0scV  ). In 
this case, we have 1 2V V .  
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In an ideal state with perfect coupling ( 1k  ), we have (4-4) 
 1 2       (4-4) 
Therefore, it follows from (4-1), (4-2) and (4-4) that 
 
1 2
1 2
( ) 0      Subtractive type
( ) 0          Additive type
d
N N
dt
d
N N
dt



 

  

  (4-5) 
 Subtractive type: Since 1 2 0N N   is always true for realistic designs, we have 
0d
dt
  ; 
 Additive type with 1 2 0N N  : Even when 1N  is very close to 2N , we can have 
0d
dt
  ; 
 Additive type with 1 2 0N N  : Theoretically in this case, 
d
dt

 could take any value 
to make (4-5) true. As a consequence, the terminal voltages could also be any value, 
which means the device will lose control by the external currents. Although the flux in 
the core is not determined by the external currents any more, it is still governed by the 
laws of physics and will most likely decay to zero due to losses in the core or due to the 
laws of thermodynamics. 
From the above point of view, the values of 1N  and 2N  need to be properly selected in order 
to ensure 1 2 0N N   
holds - especially in the case of additive type flux-lock SFCL - thereby 
ensuring 0
d
dt
  . Accordingly, the flux linked to both coils does not fluctuate with time, 
which means the flux is locked to the dc mode. From this point on, SFCL of this type is referred 
to as flux-lock type SFCL. 
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In practice, there will always be a certain amount of leakage flux due to both coils not being 
perfectly coupled. This always leads to the non-ideal scenario in which 1k  . In this case, the 
voltage drop across both coils (take the subtractive polarity as an example) is determined by 
the inhomogeneous ordinary linear differential equations in (4-6)  
 
1 2
1 1
2 1
2 2
1 2
di di
V L M
dt dt
di di
V L M
dt dt
V V
 
 

  (4-6) 
In order to solve for the forced response of the flux-locked type SFCL it is assumed that the 
voltages 1V  and 2V  are sinusoidal with frequency  . Since the flux-locked type SFCL is 
governed by linear differential equations, the resulting current (the forced response of the SFCL) 
will be sinusoidal with frequency   as well. To facilitate the solution, this assumed sinusoidal 
response with frequency   can be equally described using two complex conjugate exponential 
terms, as in (4-7). Therefore we define 
 1 1 2
1 1
2 2
j t j ti K e K e     (4-7) 
 2 1 2
1 1
2 2
j t j ti B e B e     (4-8) 
where the constants 1K , 2K , 1B , 2B contain the information about magnitude and phase 
angle of the respective current.  
Substitute (4-7) and (4-8) into (4-6), the ratio between the currents could be obtained as in 
(4-9). 
 1 1 2 2
2 1 2 1
i K K L M
i B B L M

  

  (4-9) 
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Observing Figure 4.2, the voltage drops across both coils will have to be the same, (4-9) and 
(4-6) can be used to derive the following relationship: 
 
2
1 2 2
1 2
1
0
L L M di
V V
L M dt

  

  (4-10) 
From (4-10) it can be found that an imperfect coupling between both coils leads to a voltage 
drop across the SFCL even while the HTS element is in its superconducting state. In this case, 
the impedance of the device could be calculated by (4-11) 
 
2 2 2
1 1 2
2
1 2 1 2
(1 )
2 1 2
SFCL
V L L M k p
Z j j
i i L L M p kp
 
 
  
    
  (4-11)    
2 2
1 1
N L
p
N L
  : The turns ratio between two coils; 
k : The coupling coefficient between two coils. 
Similarly, for the additive polarity, the SFCL impedance can be derived as 
 
2 2
2
(1 )
1 2
SFCL
k p
Z j
p kp



 
  (4-12) 
Thus the voltage drop through the SFCL can be calculated by  
 1 2 SFCL nomV V Z I    (4-13) 
where nomI  ( 1 2nomI I I   ) is the total line current flowing through the SFCL. 
Meanwhile, the current passing through the HTS element under normal operation 
_sc nomI  can 
also be calculated using (4-14): 
 1_ 2
1 2 2
sc nom nom
L M
I I I
L L M

 
 
  (4-14) 
In contrast to (4-1) and (4-2), here in (4-14) the positive sign “+” specifies subtractive 
polarity whereas the negative sign “-” indicates additive polarity. To avoid quenching of the 
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superconductor before faults, the value of 
_sc nomI  calculated by (4-14) should be smaller than 
its quenching current 
qI  (also identified as the critical current cI ) of the specific 
superconductor used. 
4.2.2.  Fault operating state 
However, when a short-circuit fault takes place in the main circuit, the fault current flowing 
through the HTS will increase and in many cases may reach its quenching current. As has been 
discussed in Chapter 3, the resistance of the HTS element in this case could be approximately 
modelled as shown in  
 
1
2
1 exp( )
f
sc n
F
t t
R R
T
 
   
 
  (4-15) 
Under fault conditions, the value of scR is no longer zero. Taking the subtractive polarity as 
an example, combining (4-1) to (4-3), we have  
 1 21 2 2( ) ( ) sc
di di
L M L M R i
dt dt
      (4-16) 
In this case, substituting (4-16) by (4-7) and (4-8), we could obtain  
 21 2
2 2 1
( )
( )
scj L M Ri K
i B j L M


 
 

  (4-17) 
Here we define: 
 1 21 2 2 2
1
( 2 )
( )
sc
SFCL
j L L M R
I i i i i
j L M



  
    

  (4-18) 
Since  
 
1 2
1 1
2 2
1
1
2
1 2 1
2
1
( )
( )
( )
( )
sc
sc
di di
V L M
dt dt
j L M R di
L M
j L M dt
j L L M L R
j i
j L M





 
  
   
 
 
  

  (4-19) 
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Thus the equivalent fault current limiting impedance ( SFCLZ ) of the SFCL device could be 
expressed as (4-20): 
 
1
2
2
1 2 1 1
1 1 2
2 2
1 1 2
1 2
( ) ( )
( ) ( 2 )
( )
( 2 )
SFCL
SFCL
SFCL
sc
sc
sc
sc
V V
Z
I i
j L L M L R j L M
j
j L M j L L M R
j L R L L M
j L L M R

 

 
 

 
  
  
   
 

  
  (4-20) 
Similarly for the additive polarity Flux-lock SFCL, the equivalent impedance under fault 
conditions is shown as  
 
2 2
1 1 2
1 2
( )
( 2 )
sc
SFCL
sc
j L R L L M
Z
j L L M R
 

 

  
  (4-21) 
As can be seen from (4-20) and (4-21), the impedance of the SFCL under normal conditions 
offers the potential to be adjusted through different parameter settings. Similarly the current 
flowing through the superconductor under fault conditions can be calculated using (4-22) 
 1_
1 2
( )
( 2 )
sc SFCL SFCL
sc
j L M
I I
j L L M R




  
  (4-22) 
Meanwhile, during faults the voltage across the HTS thin film equals 
_sc SFCL scI R  instead of 
zero. The voltage drop across the HTS is used as a signal into the additional control circuit and 
as soon as the voltage value measured by the Potential Transformer (PT) exceeds the pre-set 
value, the control circuit will transmit a switch signal to the HSS. As a consequence, the HSS 
will open to disconnect the HTS thin film from the short circuit current. In this way the fault 
current will be limited directly by the self-inductance of the primary winding of the device only. 
Therefore, the equivalent impedance of the SFCL and the current flowing into the secondary 
winding is shown in (4-23) and (4-24). 
 1SFCLZ j L   (4-23) 
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_ 0sc SFCLI    (4-24) 
There are two major advantages of this improved topology:  
 A larger SFCL impedance is applied for limiting the fault current;  
 No fault currents flow through the HTS thin film after the HSS is switched off, which 
will greatly reduce the recovery time of the SFCL.  
4.2.3.  After fault clearance 
When a fault has been eliminated by the system protection technique, the HSS will be 
ordered to close again once the current measured by the Current Transformer (CT) decreases 
to under the setting value. In such a manner, the device will return back to its non-fault 
condition and be ready for protecting the system from the next fault. 
4.2.4.  High Speed Switch (HSS) 
For the proposed Flux-lock SFCL topology, the operating time of the switch, which is used 
to disconnect the superconductor during faults, plays a significant role in the performance of 
the device. In order to shorten the breaking time, an additional component called a High-speed 
switch (HSS) is considered to be deployed in series with the HTS element.  
Literature shows that it is feasible to use a HSS as an assistant component of the fault current 
limiter. In [95] as an example, Y. Kishida et al introduced the structure and characteristic of 
the HSS and its application as a hybrid switch and a current limiting device. In order to shorten 
the opening and closing times, the HSS discussed in that paper had an electromagnetic 
repulsion mechanism and a new spring mechanism, which achieved an opening time of less 
than 1 ms. A fault current limiting device sample consisting of the HSS, a counter pulse circuit 
and a limiting resistor was also introduced in this paper as a major application of the HSS.  
Similarly, E. Dong et al presented an improved repulsive force actuator based HSS with a 
simple structure and easy adjustment [96]. This structure has the ability to quickly cut off or 
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switch off the fault when a voltage drop or a power failure occurs in a power system. The 
energizing time of the device is less than 1 ms and the full stroke time is also very short. Besides, 
in [97], C. Zhao et al. proposed a FCL on the basis of a HSS and a Triggered Vacuum Switch 
(TVS). The HSS is working for breaking the short circuit whereas the TVS is used to discharge 
the pulse capacitor so as to quench the arc in the HSS quickly. Experiment and simulation 
results showed that it was possible to turn off the HSS in several ms (e.g. 3ms for a 10kV 
system) so as to limit the short-circuit fault current before it reached the first peak. Additionally, 
in a Chinese Patent “One kind of Short-circuit Fault Current Limiter” (CN203632229U) [98], 
a HSS is also applied in the topology which is expected to operate within 5 ms. Therefore, it is 
feasible to employ the HSS to quickly disconnect the HTS element so as to improve the 
performance of SFCL. 
All the above literature indicated that it was possible to combine the basic SFCL 
configuration with HSS to achieve better breaking and recovery performances. 
4.3 Flux-lock SFCL Model Using PSCAD/EMTDC 
To analyse the possible range of performance of the proposed flux-lock type SFCL, a series 
of simulations with varied device parameter settings and system and fault characteristics were 
carried out using PSCAD/EMTDC (Power System Computer Aided Design/ Electromagnetic 
Transients including DC) [100]. The basic device model is shown in Figure 4.5, with simulation 
input parameters arranged into the following four groups: 
 External parameters: including the line current and the fault occurrence time being 
measured to generate the variable impedance of SFCL phases; 
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 The physical structure of the iron core: including the dimensions and material of the 
iron core, which are used to determine the reluctance iron core  (the primary self-
inductance as a consequence) of the iron core; 
 The feature of the windings: including primary turn numbers 1N , turns ratio p , 
direction of two coils, and the coupling coefficient k  between two coils; these 
parameters are used to govern the relationship of two windings, which are common 
to all of the SFCL impedance calculations; 
 The characteristics of the HTS thin film: including its convergence resistance, 
quench current and transaction time constant. 
There are two outputs from this model being inserted into the main circuit, which represent 
the resistance and inductance of each phase of the SFCL. 
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Figure 4.5 PSCAD model of the Flux-lock type of SFCL 
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Adapting these parameters into the equations from (4-1) to (4-24), the model of flux-lock 
SFCL is able to be established in PSCAD/EMTDC. After that, the performance of the specific 
SFCL can be achieved, such as the steady state voltage drop, the current limiting effectiveness 
and the current flowing into the superconductor. 
It can be seen from Figure 4.5 that aci  determines the basis of the current flowing through 
the device as well as the characteristics of the fault current (like the peak of the fault current), 
and together with the fault happening time, the time for the device to detect and respond to the 
faults could be determined. While the other three groups of parameters mainly determine how 
the device limits the fault current. In terms of physical structure of the iron core, different 
shapes of iron core are proposed in the previously published literature, aiming at adjusting the 
SFCL performance. Two such examples are E-I core proposed in [101] and the open core 
structure designed for SFCL in [102-104], both aiming at preventing the iron core going into 
saturation. Regarding the HTS thin film, the quench and recovery characteristics of the 
superconducting material are the most significant features and have been discussed in Chapter 
3. Meanwhile, the impacts of coil features were also investigated [89, 94], in regard to their 
winding direction, turns ratio and coupling coefficient. In this thesis, the impacts of iron core 
design, including its physical structure and the features of the coils wound on it, will be studied 
to improve the behaviour of the flux-lock type of SFCL. 
4.4  Performance Improvement by Iron Core Design 
From discussion in the above sections, it can be found that the performance of the flux-lock 
SFCL could be improved by optimal iron core design. In this section, both parts of the iron 
core design (core structure and coil features) will be discussed and optimized. For example, 
changing the dimensions and the material used for the iron core to adjust its reluctance, or 
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changing the turns ratio and winding direction of the coils on the core. The purpose of this 
section is to obtain better performance of the flux-lock SFCL. 
4.4.1  Improvement of iron core physical structure 
As discussed before, changes in the iron core physical structure will lead to an adjustment 
of the core reluctance, thereby changing the self-inductance of the primary winding when its 
number of turns is fixed. It can be observed from (4-11) to (4-13) that when coupling 
coefficient k  and the turns number ratio p  between two windings are constants, the steady 
state voltage of the SFCL is mainly determined by its self-inductance of the primary coil 1L . 
Therefore, one potential way to minimize the voltage drop across the SFCL is to decrease the 
value of 1L . However, from (4-20) and (4-23) it can obviously be seen that the fault current 
limiting effectiveness of the SFCL is mainly determined by its primary impedance ( 1j L  ), 
which puts both design objectives (low voltage drop during normal operation and good fault 
current limitation) into conflict. Considering the fault current limitation as the principle design 
parameter, the value of 1L  under fault conditions is required to be as large as possible. By 
contrast, we consider reducing the voltage drop under nominal conditions by winding features 
later. 
Since 
2NL 
  , there is one possible way to increase the value of inductance by increasing 
the number of turns 1N . However ideally ( 1k  ), substitute 
1 1
2 2
L N
L N
  and 1 2M L L  
into (4-14) we have 
 
1
_ 2
1
2
1
sc nom
nom
N
I N
I N
N


  (4-25) 
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It can be observed that a bigger value of 1N  will cause higher currents flowing into HTS 
under nominal operating conditions, which will greatly increase the cost.  
Another method which considers decreasing the reluctance  of the iron core is then 
proposed in this thesis. In regarding to  , it is determined by the material used and by the 
shape of the iron core. For a certain structure of iron core, its reluctance can be calculated by 
(4-26). 
 
l
A
    (4-26) 
 : permeability of the material used for the iron core; 
A : cross section area of the iron core; 
l : length of the magnetic path. 
There are various core shapes being commonly used in practice nowadays, such as single I 
core (also known as open core), U-shaped core, E-shaped core, toroidal core and so on. Among 
all these cores, the circular toroidal core has the most desirable features such as: high power, 
small volume and minimal electromagnetic interference. However, winding an electrical coil 
around the circular toroidal core is much more difficult than with other core shapes. Different 
from the toroidal core, the U-shaped or E-shaped cores are generally used with an I-shaped 
core against the open end of the U/E core, or some cases using a pair of U/E cores to make a 
square closed core. These types of square core are the simplest and mostly adopted core shapes. 
Electrical coils may be wound on one or each leg of the core. Compared with the toroidal cores, 
it is much easier to arrange windings on straight core legs. Moreover, the E-shaped cores are 
more symmetric to form a closed magnetic field when the electric winding is wound around 
the centre leg than the U-shaped cores. However, the disadvantage is that it has a bigger size, 
which means higher costs on manufacture and maintenance.   
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To determine the core type used for the SFCL in this research, a U-I and an E-I core are 
compared first, based on the same exterior height and length as shown in Figure 4.6. To 
minimize the leakage flux, two coils are wound on the same leg of the core, which is the right 
leg of the U-I core while the centre leg of the E-I core.  
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(a) (b) 
Figure 4.6 Comparison between two iron cores. (a) U-I shaped core (b) E-I shaped core. 
The equivalent reluctance of these two cores was then calculated as in (4-27) and (4-28) 
respectively. 
 
2
0
2( )
U I
r
l h
a 


    (4-27) 
 
2
0
3
2
E I
r
l h
a 


    (4-28) 
l : the length of the path of the magnetic flux; 
h : the height of the path of the magnetic flux; 
a : the width and thickness of the core; 
0 : permeability of free space; 
r : permeability of iron core material.  
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From (4-27) and (4-28) it can be seen that, with the same exterior size of the square core, the 
reluctance of the E-I shaped core is much smaller than that of a U-I shaped core. Therefore in 
this research, it is preferred for the E-shaped core to be used for SFCL design. 
Approximate to using an E-I core, a pair of E-shaped cores will be able to produce the same 
value of inductance when the same coil former is accommodated.  
As a SFCL, its performance under fault conditions is of the most important consideration. 
However for a closed E-I or E-E core under fault conditions, the suddenly increased fault 
current will cause extremely high Ampere-turns inside the core, which may drive it to 
saturation. In order to avoid the iron core working under a saturated state, an air gap is normally 
required. One possible way in this case to generate an air gap is to shorten the centre leg of the 
E-shaped core. Taking the fringing effect into consideration, the E-E core with a shorter centre 
leg is preferred over the conversional E-I core because the air gap will be sitting right in the 
middle of the electrical coils to minimize fringing as well as to reduce the electromagnetic 
interference, as can be seen in Figure 4.7. Meanwhile the value of the length (
agl ) and width 
(
agw ) of the centre leg could be adjusted to get a better performance. 
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Figure 4.7  A pair of E-E core with shortened center leg. 
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The reluctance of the core given in Figure 4.7 could be easily calculated as (4-29). 
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 
 
  (4-29) 
agl : the length of the air gap; 
agw : the width of the center leg, which equals to the width of the air gap.  
The fringing is not considered in (4-29) due to the well-arranged windings [105]. As the 
reluctance of the air gap could be much larger than the core, most of the Magneto Motive Force 
(MMF) is dropped across the air gap. 
After the material and the external dimension of the core is determined, it is possible to 
minimize the reluctance of the core so as to maximise the primary self-inductance of the device 
by properly selecting the length and width of the air gap. The inductance computation in this 
research is based on the incremental finite element analysis method (FEM), which has been 
widely applied to electro-magnetic devices for some time [106, 107]. 
4.4.2 Iron core material 
In order to adequately capture the nonlinear B H  characteristics of typical steel cores 
under high magnetic excitation during fault conditions, the core material has been modelled 
based on the B H  database provided by the ANSYS material library [108]. The core material 
selected is M54 steel, which is an ultra-high strength and high fracture toughness steel with 
outstanding fatigue resistance and high resistance to stress corrosion cracking (SCC), being 
applied in fields like aerospace, energy, oil, gas and racing industries. The B H  and r H    
characteristics of which are depicted in Table 4.1 and Figure 4.8. 
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Table 4.1 B H data of material M54 steel 
H 
(A/m) 
B 
(Tesla) 
 H 
(A/m) 
B 
(Tesla) 
 H 
(A/m) 
B 
(Tesla) 
 H 
(A/m) 
B 
(Tesla) 
0 0 159.14 0.9 369.1 1.5 30000 2.055 
91.904 0.4 175.84 1 788.21 1.6 60000 2.145 
104.38 0.5 194.37 1.1 2136.7 1.7 120000 2.235 
116.8 0.6 215.95 1.2 4509.7 1.8 240000 2.379 
129.87 0.7 242.97 1.3 7977.9 1.9 480000 2.681 
143.69 0.8 281.79 1.4 15000 1.975   
 
 
Figure 4.8 Iron core material characteristic: B H and r H   curve. 
As can be seen from Figure 4.8, the B H characteristic is nonlinear, thus the iron core may 
get saturated when the magnetic intensity ( H ) increases beyond the optimal operating interval. 
Accordingly, from Figure 4.8 it can be observed that the relative permeability r  increases at 
first while H  remains small, but decreases sharply as H  increases exceeding a certain value. 
Furthermore, the inductance L  of a coil in the magnetic fields can be expressed using another 
definition as shown in (4-30). 
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N : number of turns the coil has wound on the iron core; 
 : magnetic flux generated by the coils; 
I : current flowing through the coil; 
A : cross sectional area of the core; 
B : magnetic field; 
0 : permeability of the free space; 
r : relative permeability of the core; 
H : magnetic field strength. 
Since H  is in direct proportion to the winding current I , L  is then mainly determined by 
the relative permeability of the iron core material. From (4-30) one can predict that L  displays 
a similar relationship to r  when H  increases, especially during fault conditions. If another 
core material is used, it is easy to renew the model by simply replacing the B H  data of 
Table 4.1.  
4.4.3 Nominal operating impedance of SFCL 
For the instance of a subtractive polarity type of flux-lock SFCL, an exemplary set of exterior 
dimension parameters is listed in Table 4.2. Based upon these basic dimensions, a halving of 
the air gap ( 2agl   mm) and a doubling the width of the centre leg ( 20agw   mm) are applied 
respectively to investigate their impacts on SFCL impedance under non-fault conditions. 
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Table 4.2 Main dimensions of iron core 
Symbol Quantity Value 
l   Length of magnetic flux path 80 mm 
h   Height of magnetic flux path 80mm 
a   Width and depth of the iron core 10 mm 
agw  Width of the iron core centre leg 10 mm 
agl  Length of the air gap
 4 mm 
 
Based on the above settings, the iron core of the SFCL can be modelled in the environment 
of ANSYS. Together with the setting of primary and secondary turn numbers, the self and 
mutual inductances of two coils of the device under nominal operation are computed and 
recorded. Then the device impedance SFCLZ  can be calculated using (4-11). Table 4.3 to Table 
4.5 present the exemplary results calculated for different iron core designs, when the primary 
turn number is fixed with different values of turns ratio p (consequently different secondary 
turn numbers). 
Table 4.3 Inductances and SFCL impedance under nominal condition (subtractive polarity,
0.5p  ) 
1 100N   1L  ( mH ) 2L  ( mH ) M  ( mH ) 
_SFCL nomZ  
( mΩ  ) 
Closed E-E core 24.916 6.235 12.440 j5.218 
Air-gapped Core with agl and agw  0.749 0.222 0.383 j 3.179 
Air-gapped Core with agl and 2* agw  1.255 0.359 0.639 j 4.195 
Air-gapped Core with 0.5* agl and agw  1.114 0.313 0.565 j 3.170 
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Table 4.4 Inductances and SFCL impedance under nominal condition (subtractive polarity,
1p  ) 
1 100N   1L  ( mH ) 2L  ( mH ) M  ( mH ) 
_SFCL nomZ  
( mΩ  ) 
Closed E-E core 24.916 24.941 24.876 j11.741 
Air-gapped Core with agl and agw  0.749 0.888 0.766 j 7.177 
Air-gapped Core with agl and 2* agw  1.255 1.439 1.278 j 9.660 
Air-gapped Core with 0.5* agl and agw  1.114 1.251 1.130 j 7.149 
 
Table 4.5 Inductances and SFCL impedance under nominal condition (subtractive polarity,
2p  ) 
1 100N   1L  ( mH ) 2L  ( mH ) M  ( mH ) 
_SFCL nomZ  
( mΩ  ) 
Closed E-E core 24.916 99.765 49.753 j20.870 
Air-gapped Core with agl and agw  0.749 3.552 1.532 j 12.714 
Air-gapped Core with agl and 2* agw  1.255 5.755 2.556 j 16.776 
Air-gapped Core with 0.5* agl and agw  1.114 5.008 2.261 j 12.680 
 
It can be observed that among the four different core designs with the same value of 1N  and 
p , the SFCL device with a closed E-E core produces the largest primary and secondary self-
inductance as well as the mutual inductance between two coils, thus leads to a relatively higher 
value of SFCL nominal impedance. Take 1 100N  and 1p   (seen from Table 4.4) as an 
example for all of the four core types, the self-inductance of the primary and secondary coils 
are quite close to each other, among which the primary self-inductance of the closed E-E core 
is highest (24.916 mH). This value is significantly higher than the other three core types. In 
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terms of normal impedance of the device, that of the closed E-E core is also a little higher than 
the other three air-gapped cores, but the difference is not very significant.  
 By contrast, the SFCL with a fundamental core (
agl and agw ) has the smallest self- 
inductances and also the smallest mutual inductance. Compared with the other two air-gapped 
cores, it is obvious that either increasing the cross sectional area of the centre leg or decreasing 
the length of the air gap can lead to an increase in the value of primary inductance, which 
matches the equation shown in (4-29). Note that for a shorter air gap ( 0.5* agl ), even though 
the primary self-inductance has increased, the nominal impedance of the SFCL has decreased. 
This is due to the fact that the coefficient of the coupling k   has been improved from roughly 
0.94 to around 0.96 by the decrease in the air gap length. Also, from these three tables it can 
be seen that for any of the core designs, the value of 1L  stays the same but the value of 2L  
increases along with an increase of turns ratio p . As a consequence, the calculated 
_SFCL nomZ
increases accordingly. 
When turns ratio is fixed, the inductances are directly proportional to the square of turn 
numbers. Take the fundamental core as an example, if the turn number of the primary winding 
is doubled, it will produce a four times larger primary self-inductance thus return a four times 
larger SFCL impedance 
_SFCL nomZ . 
As has been analysed before, a small value of 
_SFCL nomZ  and a large value of primary self-
inductance 1L  are preferred, considering both the voltage drop across the SFCL in a power 
system under nominal conditions and its current limitation under fault status. Therefore, larger 
1N  and smaller p  are suggested from the above results. However, to release the burden of a 
superconducting material, a smaller current flowing through it under nominal operation is 
required (seen from (4-14)), which requires a bigger turns ratio p . Therefore in this research 
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1N  is selected as 100 and p  is set as 1 for the simulations carried out later on, in order to get 
a general performance of SFCL based on the iron core dimensions.  
Generally speaking, the coupling coefficients are quite close to each other as the two coils 
are wound on the centre leg which minimizes the fringing effect of the air gap. For the four 
core designs demonstrated above, the coupling coefficients are roughly between 0.93 and 0.96, 
the difference of which between these core designs could be ignored. The value of k for all 
four designs is then estimated as 0.95 in this thesis. Thus from (4-11) the nominal impedance 
of SFCL can be expressed as (4-31).  
 
_ *25000 /SFCL nomZ j     (4-31) 
To minimize the voltage drop of SFCL during normal operation, the nominal impedance 
magnitude could be set as no larger than 0.01   as a constraint of dimension optimization. 
Meanwhile, based on the results from Table 4.3 to Table 4.5, the constants in (4-29) could 
be approximately obtained as (4-32). 
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     (4-32) 
 
4.4.4 SFCL performance under faults 
When short-circuit faults take place in the main circuit, the superconductor will quench to a 
non-superconducting status due to the intensely increased fault current passing through the 
secondary side of the SFCL device. Subsequently, the secondary current 2I  will firstly be 
reduced by the resistance of the HTS element scR after quenching. As a result, unbalanced 
ampere turns between the primary and secondary windings will be induced. In such cases the 
equivalent impedance of the SFCL calculated by (4-20) or (4-21) will rise, which in turn further 
decreases the fault currents. As the value of scR  during faults is much larger than that of 1L , 
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SFCLZ  in (4-20) or (4-21) is a little smaller than, but very close to 1j L  at the Superconducting 
– Normal (S-N) transition moment of the superconductor. Furthermore, after the operation of 
HSS, the value of SFCLZ  determined by (4-23) which equals to 1j L  is even higher than that in 
(4-20) or (4-21), further limiting the fault currents. In this research, in order to obtain a better 
fault current limitation, the magnitude of SFCL’s fault current limiting impedance ( 1L ) is set 
to no smaller than 0.3   as another constraint to optimize the dimension of the iron core, which 
is 30 times larger than its nominal impedance. 
4.4.5 Dimension optimization and verification 
As discussed in the above sections, the performance of the air-gapped E-E core can better 
meet design requirements when being used for a SFCL than a conventional closed core or an 
air-gapped E-I core, in respect of producing a smaller nominal impedance and being more 
difficult to be saturated. Another design requirement is fault current limiting effectiveness, 
which can be represented by its primary self-inductance. Therefore the dimensions of the air 
gap need further optimization to maximise its primary self-inductance, at the same time to 
minimize its cost. Assume the cost of the iron core is determined by its volume, the variables 
of the problem become the length (
agl ) and the width ( agw ) of the air gap. In terms of the length 
of the air gap, it should be no larger than its width to avoid fringing effect. Whereas for the 
width of the centre leg, from the results shown in Table 4.3 to Table 4.5 can be seen that a 
larger value of 
agw will produce a larger inductance but lead to higher SFCL normal impedance 
at the same time. Therefore, the value of 
agw  is limited to between a and 2a  as its lower and 
upper boundaries, where a  is the width of the side legs. Meanwhile, two constraints related to 
SFCL performance are its impedance during normal operation and under fault respectively, 
which have been defined in the above sections. Therefore, the optimal problem becomes: 
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2Min  2( ) ( ) ag ag agV h l a a h a w aw l       (4-33) 
                                                  s.t.         0 ag agl w   
                                                               2aga w a   
                                                 with       
_ 0.01 SFCL nomZ     
                                                              
_ 0.3 SFCL faultZ    
l : the length of the path of the magnetic flux; 
h : the height of the path of the magnetic flux; 
a : the width and thickness of the core; 
The solution of this problem could be easily found that when 0.00267agl  and 0.01agw  , 
the minimum value of core volume is obtained as 
5 33.8733 10  m . At the same time, the 
primary self-inductance of the SFCL could be calculated as 0.955 mH. Consequently the 
normal impedance of the SFCL could be obtained as 2.3 mj  , whilst its current limiting 
impedance under fault equals 0.3 j  .  
Adopting the solution of 
agl and agw  in the model by ANSYS, the simulation result of the 
primary inductance can be obtained as 0.942 mH. The error between calculation and simulation 
results is less than 2%, which means the approximation proposed in (4-31) and (4-32) is 
reasonable. 
The magnetic flux distribution in the iron cores under fault conditions, e.g. when 
100f nomI I  , could be simulated in ANSYS based on the optimized parameters, as shown in 
Figure 4.9.   
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(a) 
 
(b) 
Figure 4.9 Flux distribution in the iron core under fault condition.  
 (a) closed E-E core, (b) air-gapped E-E core  
The operation point of the core material used in this research (M54 Steel) is roughly 1.5 T, 
as can be seen from Figure 4.8. When the magnetic field B grows beyond 1.5 T, the core will 
be saturated. This should be avoided. It can be observed from Figure 4.9 that for the closed E-
E core, the value of B  in the core will be larger than 1.7 T within the entire core. However, for 
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the air-gapped E-E core under the same conditions as the closed core, the value of B  remains 
around 1.2 T except for some places along the centre leg. 
As revealed before, the inductance of the windings are supposed to have a flux to excitation 
relationship similar to the r H   curve during changes of H  (which is directly proportional 
to winding current I ). The results presented in this section are to illustrate the changes of 1L  
under different fault current levels. To simulate different fault circumstances, the primary 
current was set as sweeping from 10A to 2000A. Since the secondary current would be cut off 
by the HSS quickly after HTS quenching, the primary inductance of the device is only affected 
by the primary current during fault conditions. Therefore in this section, the secondary current 
is set to zero in order to model the working status after HSS operation. 
The computed inductances of flux-lock SFCL are shown in Figure 4.10(a) and (b), 
comparing the results of conventional closed E-E core and air-gapped E-E core respectively.  
  
(a) (b) 
Figure 4.10  Primary winding inductance of flux-lock SFCL (a) with closed core (b) with air-
gapped core 
It can be seen from the figures that the inductance 1L  has quite a comparable trend as the 
permeability depicted in Figure 4.8, when I and therefore H  increase. 
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It can also be observed from Figure 4.10 (a) that 1L  in this circumstance drops to smaller 
values than in normal situations when the fault current surpasses 50 A. As has been argued 
before, the equivalent impedance and the current limitation of SFCL during faults mostly 
depends on the value of 1L . From this perspective, the value of 1L  needs to be as large as 
possible. From the presented results it can be summarized that SFCL with a closed core is 
mostly suited for fault current levels of up to 50 A – the current from which point SFCL’s 
impedance is even smaller than that under nominal operation.  
On the other hand, for the air-gapped core it is not easy to be saturated as it is affected by 
the huge MMF drop in the air gap. From Figure 4.10 (b) it can be observed that the peak value 
of 1L  is significantly lower for the SFCL with an air-gapped core than that with a closed core. 
One more salient property is that the critical point (the point in which the value of 1L  in the 
high current region has decreased to its non-fault value and the SFCL in fact is showing a 
lowered impedance) has been moved to around 850A. To be precise, the possible operating 
range has been significantly extended by means of the air gap although it has smaller primary 
inductance. Hence, with a larger working range of fault current levels, the air-gapped core 
SFCL is better located in a growing network, of which the fault current levels may keep raising 
in the near future. 
4.5  Impacts Analysis of Coils Features 
Apart from the core material and structure, the current limiting performance of a flux-lock 
SFCL can also be adjusted by coil features, especially when the current flowing into the 
superconductor under normal operation is taken into consideration. To investigate the impact of 
coil features, a test system is established considering both steady state voltage drop and current 
limiting effectiveness. The parameter values of the test system are given in Table 4.6. The 
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simulations are established in the environment of PSCAD/EMTDC, being operated with and 
without SFCL. The simulation test system is shown in Figure 4.11. 
Assuming that a three-phase line to earth fault is occurring at the end of the transmission line, 
the system then will detect a fault current level of 23.7 kA rms if no fault current limiting 
approaches are included. 
Table 4.6 Test System Parameters 
 
 
 
G
SFCL
Fault
Load
Transmission line
 
Figure 4.11 Test system configuration 
Since the transient and steady state characteristics of the SFCL are mostly determined by the 
parameters of the iron core and the superconductor, a number of designs can be tested with the 
help of simulation to find parameters which can meet the current limiting requirements. Among 
all the parameters, the winding directions and coupling coefficient have the most significant 
Element Values 
Source 200MVA, 110kV(L-L) 
Zs1=Zs2=0.242+j2.42, Zs0=0.1+j0.0017 
Tansmission Line 0.242+j 2.42 
Load 200MW 
Nominal Current 1.05 k Arms 
Prospective fault current 23.7 k Arms, 33.5 kA peak 
Limited fault current 6 k Arms 
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influence on the performance of the SFCL. In this section, different groups of settings are tested 
to analyze their impact on SFCL performance, based on the following results: 
 Voltage drop over the SFCL in normal situation: 
dropV ; 
 Normal current in the system main circuit: nomI ; 
 Limited  fault current: 
sfclI ; 
 Current passing through the superconductor before and during faults (secondary winding 
current): 
_0scI  and _1scI . 
The results of the parameters listed above will be recorded in Root Mean Square (RMS) 
values. In the meantime, from the theoretical analysis the preliminary hypothesis can be 
deducted that the values of 
dropV , nomI  and _0scI  are mainly determined by the change of 
coupling coefficient k and turns number ratio p , while the limited fault current is mainly 
determined by the SFCL impedance SFCLZ , which is a function of scR . 
4.5.1 The impacts of coupling coefficient 
The coupling coefficient k  represents the degree of coupling of two circuits. The coupling 
between two coils is perfect when 1k  , which means it is possible to arrange the coupled 
circuit in such a way that there is no flux leakage. However, in practice there is always some 
flux leakage existing. With the development of manufacturing techniques, the coupling 
coefficient can be improved to be as high as 0.998 in an iron core transformer. However, k  in 
an iron core with air gaps is less than 0.5 in most cases, generally depending on the coil 
arrangement [109]. To evaluate result sensitivity on the coupling coefficient, comparisons of 
current limiting performance are made when k  is set as 0.998, 0.75, 0.5, 0.25 and 0.1 
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respectively. Since the aim of this section is to discuss the impact of the coupling coefficient, 
other parameters will be set as constants in this case. 
 Subtractive Type: Let 1L  and p  be constants, then from (4-11) it can be derived that 
the steady state impedance of SFCL shows an increasing tendency when k  decreases 
from 1, which leads to an increase in the voltage drop accordingly. Table 4.7 illustrates 
the simulation results for a subtractive type of SFCL under steady state conditions when 
1 0.1 H,  1,  20 scL p R    . 
Table 4.7 Impacts of Coupling Coefficient on the SFCL Characteristic (Subtractive Type) 
k  0.998 0.75 0.5 0.25 0.1 
dropV  (kV) 0.033 4.081 8.090 11.982 14.244 
nomI  (kA) 1.044 1.039 1.030 1.017 1.008 
_0scI  (kA) 0.522 0.520 0.515 0.509 0.504 
 
 Additive Type: For additive type of SFCL, the results differ from those obtained for the 
subtractive type. From (4-11) it can be observed that when k p , the voltage drop 
tends to increase along with the decrease of k , whereas when k p , the voltage drop 
shows an opposite trend. Table 4.8 illustrates the simulation results for additive type of 
flux-lock SFCL ( 1 0.1 H,  0.5,  5 scL p R    ). 
Table 4.8 Impacts of Coupling Coefficient on the SFCL Characteristic (Additive Type) 
k  0.998 0.75 0.5 0.25 0.1 
dropV  (kV) 0.130 7.097 8.090 7.595 6.985 
nomI  (kA) 1.044 1.033 1.030 1.031 1.033 
_0scI  (kA) 2.076 1.291 1.030 0.902 0.853 
90 | P a g e  
 
From Table 4.7 and Table 4.8 it can be seen that the simulation results have the same 
tendency as the former analysis. Therefore for subtractive type of SFCL, an iron core with 
higher coupling coefficient is needed to minimize its impedance and thus minimize the steady 
state voltage drop across the SFCL. By contrast for an additive type of SFCL, the selection is 
much more flexible. By properly selecting the turns number ratio to cope with the coupling 
coefficient, it is able to obtain better performance even when the coupling coefficient is 
relatively low. 
4.5.2 The impact of turns ratio 
As shown in (4-14), when the coupling coefficient is constant the initial current flowing into 
the HTS thin film is determined by the turns ratio between two coils. As the time for the HTS 
element to start to quench depends on the line current flowing into it after the fault happens, it 
is also necessary to study the impact of p  on the secondary current ( scI ) of the SFCL. Besides, 
from (4-22) it can be expected that changing p  will also affect the current flowing into the 
HTS during fault conditions. 
 Subtractive Type: Setting 1L and k as constants, (4-11) reveals that the steady state 
impedance of SFCL will increase when p increases, leading to an increase in the steady 
state voltage drop. At the same time, the ratio of current flowing into the HTS element 
to the nominal line current (
_0sc nomI I ) also tends to decrease with a rising p . Table 
4.9 demonstrates the simulation results for the subtractive type of the SFCL under 
steady state conditions when 1 0.1 H,  0.5L k  . 
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Table 4.9 Impacts of Winding Turn Number Ratio on the SFCL Characteristic (Subtractive 
Type) 
p   0.1 0.5 0.8 1 2 
dropV  (kV) 0.222 3.502 6.393 8.090 13.604 
nomI  (kA) 1.044 1.040 1.034 1.030 1.010 
_0scI  (kA) 0.998 0.743 0.594 0.515 0.289 
 
 Additive Type: With the flux of both windings adding to each other, the impacts of p  
on the SFCL performance while other parameters are set as constant are much more 
complicated. Numerous calculation and simulation results show that the voltage drop 
across SFCL greatly depends on the relationship between p  and k . However, when 
k  is set at 0.5, a larger turns ratio will lead to considerably larger voltage drops under 
nominal states. Therefore, a relatively small p is selected when its impacts are 
discussed. The simulation results are shown in Table 4.10 when p  is set between 0 and 
0.5.  
Table 4.10 Impacts of Winding Turn Number Ratio on the SFCL Characteristic (Additive Type) 
p  0.1 0.2 0.3 0.4 0.5 
dropV  (kV) 0.270 1.171 2.795 5.145 8.090 
nomI  (kA) 1.044 1.043 1.041 1.037 1.030 
_0scI  (kA) 1.090 1.118 1.120 1.092 1.030 
 
Comparing Table 4.9 with Table 4.10, it is obvious to see that for both types of SFCLs, a 
smaller winding turns number ratio leads to smaller steady state voltage drops. However, with 
a similar maximum steady state voltage drop, the subtractive type of SFCL has a considerably 
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smaller current flowing into the HTS element with a larger number of turns in the secondary 
coil. 
4.5.3 Parameters setting with similar voltage drop 
For a 110kV (L-L) power system, a voltage drop of 1% (0.635 kV) across the SFCL under 
nominal conditions is acceptable. To limit the voltage drop to 1%, the parameter settings of 
both types of SFCL are selected as in Table 4.11, along with the simulation results based on 
these settings. 
As can be seen from Table 4.11, Type A has a slightly larger turns ratio than that of Type B 
when there is similar voltage drop across them. Since their influence on the healthy network is 
almost the same, the nominal current flowing through them equals to each other. However, the 
fault current passing through the superconductor is different, depending on the value of the 
turns ratio. With a larger turns ratio, the Type A flux-lock SFCL has a smaller fault current in 
the HTS. 
Table 4.11 Parameter Settings of SFCL (1% Voltage Drop), k=0.5 
Parameters Type A Type B 
12 NNp   0.18 0.15 
Results 
dropV  (kV) 0.657 0.634 
nomI  (kA) 1.044 1.044 
_0scI  (kA) 0.938 1.107 
 
From the above simulation it can be observed that the most significant feature of flux-lock 
type of SFCL is its impedance before and during faults, which can be adjusted by setting 
different groups of parameters. Besides, compared with the additive type of SFCL, the 
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advantage of the subtractive type is a smaller current flowing through the HTS element, while 
its disadvantage is the need for more turns on coil 2. 
4.6 Comparison with Resistive SFCL 
4.6.1 Resistive type of SFCL 
The basic structure of a resistive type of SFCL is composed of a HTS coil (immersed in 
liquid Nitrogen) and an ordinary copper coil (shunt resistance), connected in parallel as shown 
in Figure 4.12. When the power system is operating under nominal states, the load currents will 
flow into the HTS coil, which are small and under the critical current of the superconductor. 
Under such conditions, the HTS coil is working at the superconducting state with zero 
impedance, short-circuiting the shunt resistance. When a fault occurs in the main circuit, the 
instantaneous increasing fault current, which is larger than the critical current will drive the 
superconductor to quench. The superconducting coil then converts to a high resistive state, 
pushing the current to flow through the shunt resistance branch, so as to reduce the fault. 
Shunt resistance
HTS coil
Liquid Nitrogen
Inom (ISFCL) Isc
 
Figure 4.12 Basic topology of a resistive SFCL 
4.6.2 Comparisons  
Compared with the flux-lock type of SFCL, it is obvious that the resistive type has a simpler 
structure and almost negligible voltage drop under nominal operation. However, the 
disadvantage of the resistive type is also apparent that full load current will flow into the HTS 
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coil in the normal working state. Thus HTS cables with low AC loss and high current capacity 
are required.  
In terms of flux-lock type SFCL, HTS thin film could be used instead of cable since the 
current flowing through the superconductor is a specific proportion of load current, which could 
be determined by the turns ratio between primary and secondary windings. Meanwhile, HTS 
thin film is easier to cool down than superconducting cable, thus has a shorter recovery time. 
Furthermore, the flux-lock SFCL has the advantage of adjustable fault current limitation due to 
the magnetic coupling between the two coils. A control circuit is added into the topology to 
operate the HSS, leading to a disconnection of HTS thin film from the fault current to further 
shorten the recovery time and improve the current limitation. Disadvantages of this type of 
SFCL are its big size, heavy weight and high cost. 
In this section, to discuss the advantages and disadvantages of the flux-lock SFCL, some 
comparisons are carried out using subtractive and additive types of flux-locked SFCL, as well 
as the resistive type of SFCL. The aim of this section is to achieve similar symmetrical fault 
current limitation features with the three different SFCLs installed in the test system in Figure 
4.11. The symmetrical fault currents are limited to only around 25% based on the settings in the 
above sections. For the resistive type of SFCL, the current limiting demand is met directly by 
the HTS element resistance. The simulation results are shown in Table 4.12 and Figure 4.13. 
From Figure 4.13 it could be observed that all types of SFCL have the ability to reduce the 
fault current to the expected value (around 6 kA rms). Besides, with similar symmetrical fault 
current limitations, different values of HTS element resistances have to be selected for the three 
different SFCL types. Compared with resistive type SFCL, a larger resistance of the HTS 
element is needed for the subtractive type of flux-lock SFCL, which will increase the cost of the 
SFCL. However, the currents passing through the HTS element before and during faults are 
relatively small, which can enhance the current limiting capacity of the SFCL. By contrast, to 
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meet the same current limiting demand, additive type of SFCL uses a smaller resistance for the 
HTS thin film. The disadvantage is currents flowing through the HTS element are higher than 
for the other two types. Note that all three types have the ability to limit the peak fault currents. 
Table 4.12 Simulation Results of SFCL (75% Fault Current Limitation) 
Parameters Subtractive Type Additive Type Resistive Type 
scR  11.6 8.35 10 
Results 
_0scI  (kA) 0.938 1.107 1.044 
_1scI  (kA) 5.116 6.035 5.973 
sfclI  (kA) 5.955 5.957 5.973 
 
 
Figure 4.13 Limited Fault Currents 
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4.7 Summary 
This chapter introduces the working principle of a Flux-lock type SFCL and some 
improvements are made to achieve better performance based on the original configuration. 
Mathematical formulas are derived from the device configuration to represent the three states 
of the SFCL, which is before, during and after faults. After that, the device is modeled using the 
simulation software PSCAD/EMTDC. The behavior of the device could be adjusted by three 
groups of parameters including the superconducting material, the iron core structure and the 
features of the coils wound on the iron core. In this chapter, the iron core structure is firstly 
optimized to better suit being deployed in a SFCL. Then the relationship between two coils is 
discussed, according to their winding direction, turns number ratio and the coupling coefficient. 
Finally, the modeled flux-lock SFCL is compared with the resistive type SFCL, in terms of 
steady-state voltage drop and the fault current limitation. 
In the next chapter, the impacts of flux-lock SFCL on the coordination of system protection 
in a distribution network with DGs will be investigated. 
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Chapter 5 SFCL Contributions on System Protection 
5.1  Overview of Protection in Distribution Networks 
Electrical faults caused by the breakdown of insulation are inevitable in any power system. 
Many adverse consequences will occur due to the excessive current caused by the short-circuit 
faults, such as damaging the equipment, creating fires and some cases could put the staff into 
danger, etc. Therefore, power system protection is essential to isolate the faulted parts from the 
rest of the electrical network.  
The main objective of a protection scheme is to keep the power system stable by detecting 
and responding to all possible types of fault conditions and isolating only the faulted 
components, while leaving as much of the network as possible still in operation. Thus, 
protection schemes must apply a very pragmatic approach to clearing system faults so as to 
affect the minimum number of customers as well as to not limit the capacity of the system to 
carry load current. 
The function of power system protection should include: 
 Maintain the quality of the power supply- mainly focuses on preventing voltage dips 
for customers; 
 Minimize the loss of revenue for industry and customers; 
 Maintain system stability for the transmission network; 
 Maintain public and personal safety during any fault; 
 Prevent and/or minimize the plant damage; 
 Minimize the possible section of network affected by any fault. 
98 | P a g e  
 
To accomplish the above functions, the protection systems usually comprise six components, 
as shown in Table 5.1[111]. 
Table 5.1 Major components of protection system 
Components Functions 
Instrument Transformer 
Current Transformers (CT ) 
Voltage/Potential Transformers ( PT) 
To isolate the measurement circuit from the main circuit and to step 
down the high currents and voltages of the main circuit to convenient 
levels for the relays to deal with. 
Circuit Breakers (CB) To open/close the system to isolate the faulty part from the rest of 
the network automatically, according to the tripping signal received 
from the relay. 
Protective Relays [112] To sense and discriminate the fault within its zone of protection, to 
energize the trip coil of the CB. 
Fuses To carry the currents in a power circuit continuously and to sacrifice 
itself by blowing under abnormal conditions. 
DC Batteries To provide power to the relays and breakers that is independent of 
the main power source being protected. 
Communication Channels To allow analysis of current and voltage at remote terminals of a line 
and to allow remote tripping of equipment. 
 
The basic operating principle of power system protection is that: the voltage and the current 
of the main circuit during the fault are measured by the instrument transformers (PT and CT), 
and then the results will be sent to the protective relays, via communication channels. IEEE 
defines a relay as “an electric device that is designed to interpret input conditions in a prescribed 
manner, and; after specified conditions are met, to respond to cause contact operation or similar 
abrupt changes in associated electric control circuits”. While the protective relay is defined as 
“a relay whose function is to detect defective lines or apparatus or other power conditions of 
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an abnormal or dangerous nature to initiate appropriate control circuit action”. For faults in the 
zone of the protection, the relay will energize the trip coil of the CB connected at the boundaries 
of the section and impel the CB to isolate the fault from the system. The combination of relays 
and CBs is called the protective system. 
The main required characteristics necessary for protective equipment to perform its function 
properly are described as the following five aspects [113]:  
 Selectivity: to discriminate from normal and abnormal system conditions, disconnect 
only the faulty part of the system and never operate unnecessarily; 
 Stability: don’t operate for remote or “out-of-zone” faults, leaving all healthy circuits 
intact to ensure continuity of supply; 
 Sensitivity: detect even the smallest fault, current or system abnormalities within the 
protected zone and operate correctly at its setting before the fault causes irreparable 
damage; 
 Speed: detect and isolate any fault in the shortest possible time after fault inception 
(usually in 30-100 ms), minimizing damage to the surroundings and ensuring safety to 
personnel. Protection system operation time includes relay operating time, 
communications system delay (if any) and CB fault clearing time. 
 Reliability: including dependability and security; dependability donates a measure of 
the degree of certainty that a protective system will operate correctly when required, 
and at the designed speed; while security means a measure of the degree of certainty 
that a Protection System will not operate incorrectly or faster than designed. 
All of the above five design criteria are important and have great impacts on each other. For 
instance, the design of selectivity will affect the dependability of a power system. Therefore, it 
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is necessary to comprehensively consider all five aspects during the design of a power system 
according to the specific problem in practice. 
Talking about “in-zone” or “out-of-zone” faults, the concepts of primary and back-up 
protections are put forward. In terms of primary protection, it is the main protection system of 
any circuit or item of the power system, which is used to removing a particular fault as soon as 
possible. However, there is a possibility that the primary protection may sometimes fail. Under 
such cases, the backup protection is designed to provide protection. Therefore, the backup 
protection is usually located remote from the primary protection and set a little slower than the 
primary protection. The backup protection may isolate more than only the faulted circuit. 
In summary, the relays are coordinated to operate in sequence so as to interrupt minimum 
loads during a fault. That is to say, a fault on the downstream feeder must be cleared by the 
relay at the source end of the main feeder, while not resulting in the operation of any of the 
relays on an upstream feeder unless the downstream relay fails to work. However, with the 
development in distributed generation, the coordination of the relays is easily disturbed by the 
integration of DGs.  
In this chapter, the working principle of the overcurrent relay, which is the most widely used 
protection scheme in a radial distribution network, will be introduced first. Then how the DG 
disturbs the relay coordination will be discussed. Finally, the SFCL will be applied to mitigate 
the problem brought about by DG on the protective system. The content of this chapter is 
mostly based on the published paper [110] by the PhD candidate. 
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5.2 Overcurrent Relay Coordination in A Radial Distribution 
System 
Most distribution networks are radial, with features such as one-way direction of the currents. 
Thus the protection system for distribution networks assumes power flow from the grid supply 
point to the downstream low voltage network. On the basis of this assumption, the time-delay 
overcurrent relays are usually used as primary protection in distribution for its simplicity, high 
speed and low cost. An Overcurrent Relay (OCR) is a type of protective relay that operates 
when the load current magnitude exceeds a certain value. Typically, the OCR is connected to 
a CT and calibrated to operate at or above a specific current level. Furthermore, the basic OCR 
can be modified to obtain an inverse-time characteristic that is called over current inverse time 
relay, the operation time of which inversely varies with input current. Overcurrent inverse time 
relay is most commonly used since its trip time decreases along with the increase in fault 
current. Depending on the time-current characteristic of the over current inverse time relay, it 
can be subdivided as inverse definite minimum time (IDMT), standard inverse time, very 
inverse time, extremely inverse time over current relay. Considering its good feature and the 
requirements for relays in a radial system, the over current inverse time relay is default used in 
this thesis later. 
OCR is commonly used as primary protection for distribution and backup protection for 
transmission. It is also widely used as a fault detector to enable other sensitive protective relays 
to protect the system such as distance relay. 
5.2.1 Operating principle of inverse time Overcurrent relay (OCR) 
The inverse time OCR generates a trip signal when the fault current exceeds a predetermined 
pick-up current, and higher current will operate over current relay faster than lower ones. 
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Specifically, the operation characteristics of a typical inverse time OCR can be expressed as 
follows: 
   (4-34) 
, , , and : constants that represent the inverse time, the very inverse time and the 
extremely inverse time OCR; 
 : multi-rate of current, ; 
: time dial setting.  
The value of  for inverse time – current characteristic curves are usually range from 0.5 
to 11. It provides different operating times at the same operating current level, which means 
that the operating time of an over current relay can be moved up (made slower) by adjusting 
the TDS. 
Note that OCRs can be designed with a wide variety of time-current characteristics, so that 
coordination between the relays and other devices is practical. The time-current characteristic 
of OCRs is obtained based upon the historically dominant manufactures of relays. For instance, 
Westinghouse OCRs are defined as a CO family of relays, which is a family of single phase 
non-directional time ac overcurrent device. Whereas the General Electrical (GE) OCRs are 
IAC family of relays. The IEEE standard time-current curves for inverse time overcurrent relay 
(Std C37.112-1996) can be represented in (4-34) with constants and exponents in Table 5.2 
[114]. 
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Table 5.2 Constants and exponents for IEEE curves 
 A B p q tr 
Inverse 0.0103 0.0228 0.020 2.00 0.97 
Very Inverse 3.922 0.0982 2.000 2.00 4.32 
Extremely Inverse 5.64 0.02434 2.000 2.00 5.82 
 
5.2.2 Primary and backup OCRs 
As we discussed above, for OCRs installed in series, when there is a fault at the end of the 
feeder, all the relays would observe similar fault currents. The primary OCR, which is located 
closest to the fault location, should operate first to isolate the smallest amount of customers 
affected by the fault. The back-up OCR by contrast, which is remote from the fault should not 
operate unless the primary OCR fails to work. Therefore, the primary OCR and its back-up 
need to be coordinated properly to provide a specified operation sequence. The operational 
characteristics of multiple OCRs can be expressed as follows: 
   (4-35) 
   (4-36) 
   (4-37) 
   (4-38) 
, , and : constants that represent different types of the OCR; 
 and : fault current measured by the primary and back-up OCR respectively; 
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and : pick-up current being set for the primary and back-up OCR 
respectively; 
and : time dial setting being set for primary and back-up OCR 
respectively. 
For the same constants ,  and , as well as similar measured fault current, the 
 has to be greater than , so that the operating time of the back-up relay can 
be greater than that of the primary relay for the same fault location in order to ensure proper 
OCR coordination. The coordination between primary and back-up relays are defined by the 
value of  (Coordinated Time Interval), specifying the time between the primary relay’s 
tripping time 
 
and the back-up relay’s tripping time   as follows: 
   (4-39) 
Typical values range between 0.2 s and 0.5 s. For the results presented in this research 
values are set to around 0.25 s. The value for  and  are chosen according to 
the magnitude of load and fault current flowing through each OCR and the required operating 
times to clear the corresponding fault. The selection of these two values should satisfy the 
following conditions: 
 The primary relay must trip over the level of 1/3 of minimum fault current of the 
back-up relay; 
 The between primary and back-up relays are set to around 0.25 s and must be 
over 0.2 s to avoid inadvertent tripping. 
For a certain circuit, the fault current can be calculated in different conditions. Once the level 
of fault current is determined, the protective coordination with OCRs can be confirmed. 
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However, in some cases such as the connection of renewable energy, changes can be caused in 
the direction of the fault current and may also increase its magnitude. According to the inverse 
time characteristics of the OCR, the larger the fault current, the shorter the OCR tripping time. 
Therefore, the protective coordination may be lost and unacceptable operation of OCRs may 
occur due to the increase in fault current. As a result, the feature of selectivity of OCRs should 
be re-checked for each case. Take the system in Figure 5.1 as an example, two OCRs are 
properly coordinated so that when a fault occurs at Line 2, OCR R2 is the primary relay while 
R1 is the back-up relay. Figure 5.2 shows the inverse-time characteristic curves of these two 
OCRs, the operating time of which deceases according to the increase in fault current. 
 
Figure 5.1 OCR coordination example 
 
Figure 5.2 Protective coordination evaluation by inverse-time characteristic curves of two OCRs 
 
When the fault current is at level I as shown in Figure 5.2, the back-up relay R1 has sufficient 
time to correctly cooperate with the primary relay R2 with a required . If the fault currents CTI
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are increased to level II, the  will be reduced, even to a quite small value. In this case, the 
previous coordination between R2 and R1 may not be able to function correctly as an earlier 
operating of the back-up relay may lead to the unnecessary removal of a large portion of the 
system. If the fault current continues to increases to level III, it may grow over the rated value 
of primary relay R2. Consequently, only the back-up relay R1 can be used to isolate the fault 
which will disconnect more than the faulted part of the power system, which violates the rule 
of selectivity of the protection system. By contract, if the fault current decreases greatly from 
the original level (Level I) to a much smaller value (by fault current limiter for example), what 
may happen is that the CTI between R1 and R2 is way more than 0.5 s. In some cases like the 
failure of R1, the slow reaction of R2 will violate the rule of speed of the protection system. 
Both of these situations need to be avoided. 
Another risk is that the increasing fault current may exceed the rating capacity of CBs in 
some extreme cases, which will call for a large amount of replacement or upgrade cost of the 
existing CBs. As we know, protective relays are used to sense an abnormal condition but not 
to open or isolate the problem areas as they are low-energy devices. Instead, CBs and various 
types of circuit interrupters are installed to provide fault isolation. There are several sets of 
definitions associated with CBs, including operating voltage, recovery voltage, symmetrical 
component of current, DC component of current, asymmetrical component of current and 
operating time, etc. Two factors of utmost importance for the selection of CBs are: the 
maximum instantaneous current that a breaker must withstand and the total current when the 
breaker contacts open. The rating interrupting capacity of CBs is determined by the maximum 
instantaneous current to safely interrupt at a specific voltage, defined in ANSI 37.04 [115]. It 
is typically described in RMS symmetrical amperes and is specified by current magnitude only. 
CBs can only be applied in conditions that the maximum fault current does not exceed its 
CTI
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interrupting capacity rating. Therefore, the threat of increased fault current to the circuit breaker 
also needs to be removed. 
In order to overcome the problem, a SFCL can be applied to reduce the level of short-circuit 
current during faults. At the same time, the required of the multiple OCRs can be restored 
to the previous level by the optimal parameter of the SFCL and the original coordination 
between protective devices can be set up.  
5.3 Investigation of DG and SFCL Impacts on Protection Scheme 
5.3.1 DG impacts on protection coordination 
When a Distributed Generation (DG) is embedded into the distribution network, it may lead 
to a couple of problems. As mentioned in the above section for example, the fault current seen 
by the relays may increase or decrease, depending on the location of the relay, the fault and the 
DG [1, 116]. 
There are several general requirements for DGs involved in fault conditions as follows: 
 Voltage requirement: The DGs shall not cause variations in the area of electric power 
system (EPS) service to other areas; 
 Grounding: The grounding scheme of the DGs interconnection shall not cause an 
overvoltage that exceeds the rating of the equipment connected to the area EPS and 
shall not affect the coordination of the ground fault protection in the area; 
 Synchronization: The connecting of the DGs shall not cause a voltage fluctuation at the 
point of common coupling greater than ±5% of the prevailing voltage level of the area 
EPS at that point; and 
 Area energization: The DGs shall not energize the area EPS if it is de-energized. 
CTI
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Once a DG is connected to a power system circuit, it is an energy source that depending on 
its type of generator technology, can also supply current to a fault in their evacuation circuit or 
even in another point of the local power system. Therefore, the DG units are required to cease 
energizing the circuit to which they are connected before any reclosing attempt of that circuit. 
Specifically speaking, when DGs are integrated into a distribution system, the Thévenin 
impedance seen from a possible fault location will decrease and thus the corresponding fault 
current level will increase, which may exceed the interrupting capacity of the installed CBs. 
For example, when a fault F1 occurs in Figure 5.3, the fault current flowing through CB2 ( ) 
is calculated as: 
   (4-40) 
: the fault current flowing through CB2 from the source feeder before the presence of 
DG; 
: current contributed by DG; 
It can be seen that the resulting  will be greater than  with the help of   supplied 
by DG. Therefore, in some cases the fault current  in the system with DG may exceed the 
rated current of the specific CB, which is selected previously in accordance with . 
Additionally, the application of DG in a distribution network may cause incorrect relay 
coordination. For instance, the OCRs (R1, R2 and R3) in Figure 5.3 have been coordinated 
properly for a fault at F1 and F2. The operating time of R2 is larger than that of R3 by a certain 
 value while the operating sequence for relay R1 and R2 is similar. However, when DG is 
connected at the second bus, the coordination between these two pairs of relays (R1-R2 and R2-
R3) is likely to be disturbed by the decreasing operation time of R2 and R3, owing to the 
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increased fault current flowing through them. Specifically, the tripping time of both R2 and R3 
will decrease. Since the tripping time of R1 does not vary, the  between R2 and R3 at fault 
F2 may decrease while  between R1 and R2 at fault F1 may increase. If the  between 
R2 and R3 decreases to some certain small value, it may lead to mal-operation of the protection 
system, disconnecting unnecessary customers.  
 
Figure 5.3 DG impact analysis in a radial system 
 
5.3.2 SFCL impacts on protection coordination 
As we know, the SFCLs have been stated to be appropriate solutions as one of the various 
technical methods against increased fault currents. However on the contrary, for a well-
operated system with a coordinated protection system, the integration of SFCL could cause 
negative effects on the protection scheme.  
In [117] J-S. Kim et al, demonstrated that when SFCL is installed, the magnitude of fault 
current could be decreased and the interruption time of the protection devices could be delayed. 
To match an operation time similar to the original system without SFCL for protection 
coordination, the unwanted changes in operation time of the protection device due to the 
application of SFCL could be restored by resetting the OCR, which has two alterable 
parameters, the pick-up current and TDS. 
An experiment was designed and implemented to evaluate the behavior of the protective 
relays in a simulated distribution system with a fault current limiter in [118]. The results 
CTI
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showed that the distorted current and voltage waveforms resulting from the action of the FCL 
disturbed the protective equipment. In other words, the use of FCL could take coordinated 
protective equipment out of coordination. Thus, better algorithms to control the FCL need to 
be further investigated in future research work to enable operation of standard protective 
devices. 
Also in [119] M. Dione et al evaluated the impacts of SFCL on system protection using an 
RTS-PHIL methodology, which indicated that insertion of SFCL would indeed affect proper 
coordination and application performance of the relay schemes. The re-setting methods of TDS 
values and pick up current of the OCR for the protection coordination with SFCL were 
proposed by J-S. Kim et al in [120]. However, it will definitely increase the workload.  
From previous research it could be seen that the impacts of SFCL on the system protection 
devices are generally opposite to that of the DGs. Therefore, using SFCLs in series with the 
DG, in order to reduce DGs’ fault current contribution during faults [22, 121-123] could be 
considered. 
5.3.3 Protective coordination setting approach with DG and SFCLs 
The original relay coordination is determined based on the principle that the sum of all 
primary relays operating times is minimized. For a power system with N relays, the total time 
objective function can be seen in (4-41). 
   (4-41) 
: the operating time of ith relay. 
To achieve the above objective, a proposed optimization model is mathematically 
formulated as follows from (4-42) to (4-44): 
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 The pick-up current ( ) of each relay is located between its minimum and 
maximum values, which are determined based on the maximum load current and the 
available relay tap setting. Meanwhile, the TDS also has minimum and maximum 
values, which are based on the relay current-time characteristic. The model is 
formulated as nonlinear programming: 
  
_ _ min _ _ _ max
_ min _ max
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  (4-42) 
 The relay tripping time can be calculated based on the pick-up current and TDS, as 
well as near-end-fault current for the primary relay (ith relay) and the corresponding 
back-up relay (jth relay) current, from the following constraints: 
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  (4-43) 
 The difference between trip times of back-up and primary relays should be greater 
than , where the is chosen in an acceptable range considering relay over 
travel time, the CB operating time and safety margin for relay error: 
 _ _ ,      ,trip j trip i j it t CTI i j N      (4-44) 
The progress for determining the original relay coordination is shown in Figure 5.4 (a). The 
purpose of pick-up current  and TDS optimization is to allocate the CTI into the 
acceptable value range and obtain a minimum sum of tripping time. Therefore, if any of the 
CTI does not satisfy (4-44), the  and TDS should be reset.  Generally speaking, the 
strategy is rounding and fixing the  first, and then choosing TDS. The  will be reset 
unless changing of TDS cannot solve the problem. 
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When the power system is modified with DGs, the power flow will be changed, especially 
the current direction. Additionally, the near-end-fault current for each relay will also be 
changed to cause a negative effect on the protective coordination. To restore the relay 
coordination without altering any relay settings, SFCLs are equipped with each DG in this 
program. The key point of this stage is determination of the SFCL impedance . The 
objective here is to obtain the minimum value of to avoid any alternation of relay settings. 
The progress of determining the SFCL impedance is shown in Figure 5.4 (b). As each SFCL is 
connected with DG(s), its impedance is greatly associated with numbers of DG, individual 
capacity of DG, candidate location of DG and fault location in the power system. By knowing 
the above four factors, the operating time for the primary and back-up relays can be calculated 
based on the original protective coordination scheme. According to the CTI results, an initial 
value of  can be inserted to get the modified CTI. If the calculated CTI is still under the 
required limit, the  should be increased and the corresponding CTIs recalculated. Each 
time  changes, the power system has to be modified during fault conditions, taking the 
new value of  into consideration. 
SFCLZ
SFCLZ
SFCLZ
SFCLZ
SFCLZ
SFCLZ
113 | P a g e  
 
Modelling of original power system with relays (no DGs)
Power flow calculation: load current and pre-fault bas voltage
Relay Counter=1 to N
For each pairs of relay: calculate the near-end-fault primary 
and back-up relay’s current
Perform Equation (9) of optimization model 
and obtain pick-up current Ipick-up_i and TDSi
Round and fix Ipick-up_i and TDSi
Perform Equation (10) of optimization model 
and obtain calculated CTIs
Do all CTIs satisfy the 
Equation (5-11)?
The most optimal relay setting
Yse
No
 
(a) 
Modify the original power system with relays with DGs
Power flow calculation: load current and pre-fault bas voltage
Relay Counter=1 to N
For each pairs of relay: calculate the near-end-fault primary 
and back-up relay’s current
Perform determined pick-up current Ipick-up_i and TDSi in 
Equation (5-10) to obtain new CTIs
Do all new CTIs satisfy 
Equation (5-11)?
The minimum Z SFCL
Yse
No
Modify the original power system to include SFCL
Increase 
ZSFCL
 
(b) 
Figure 5.4 Progress of relay coordination setting and restoration (a) Determination of the 
original relay coordination, (b) Determination of the minimum impedance of SFCL. 
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5.4 Case Study of a 4-bus Distribution Network 
The protective system model used to analyse the behavior of SFCL on mitigating the 
negative impacts of DG on OCR coordination is shown as a single line diagram in Figure 5.5.  
 
Figure 5.5 Protective coordination test system model 
Table 5.3 Protective coordination test system parameters 
Unit Parameter 
Feeder S1 24.9 kV / 12 MVA, 60 Hz 
Transformer T1 24.9 kV / 4.16 kV, 15 MVA 
R-%=1, X-%=7 
Line 1 R+jX=0.65+j0.65   
Line 2 R+jX=0.65+j0.65  
Line 3 R+jX=0.65+j0.65  
Load 1 2+j1 MVA/phase 
Load 2 0.5+j0.1 MVA/phase 
Load 3 0.5+j0.1 MVA/phase 
Load 4 0.5+j0.1 MVA/phase 
DG 480 V / 660 kVA 
Transformer T2 4.16 kV / 480 V / 0.75 MVA 
R-%=1, X-%=5 
Load 0 1+j0.5 MVA/phase 



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This test system is protected by three protection unites (CB & OCR) coordinated properly 
with a suitable (which is roughly 0.25 s and should always be greater than 0.2 s). The 
corresponding parameters of the system can be found in Table 5.3. 
Power flow and fault analysis of this system can then be carried out based on these 
parameters using MatLab and PSCAD/EMTDC. The results including bus voltage, load current 
and fault current are given in Table 5.4 to 5.7.  
Table 5.4 Power flow results – pre-fault bus voltage 
Bus No phase A Phase B Phase C 
1 1.038 1.038 1.038 
2 1.006 1.009 1.007 
3 0.9848 0.9904 0.9855 
4 0.9741 0.9809 0.9750 
 
Table 5.5 Power flower results – full load RMS current (kA) 
From Bus To Bus A B C 
1 2 0.642 0.646 0.643 
2 3 0.432 0.434 0.432 
3 4 0.217 0.218 0.217 
 
Table 5.6 Fault analysis - balanced three-phase fault current - steady state short-circuit current 
(kA) 
From Bus To Bus A B C 
1 2 45.15 45.15 45.15 
2 3 14.34 15.00 14.14 
3 4 8.34 8.39 8.20 
 
 
CTI
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Table 5.7 Fault analysis - single-phase-to-ground fault current – steady state short-circuit 
current (kA) 
From Bus To Bus A B C 
1 2 45.20 45.20 45.20 
2 3 12.18 12.21 12.17 
3 4 6.72 6.76 6.72 
 
The fault currents are measured when the faults occur at the beginning of each distribution 
line. There are two categories of short-circuit faults in a three-phase system, balanced faults as 
three-phase faults and unbalanced faults including single-phase-to-ground fault, two-phase 
fault and two-phase-to-ground fault. The three-phase fault is the most serious fault that has the 
most adverse consequences, while the single-phase-to-ground fault is the most frequent fault 
with less harm. Over 90% of the faults that happen in the power system are single-phase-to-
ground faults. Therefore, it is essential to study the behavior of three-phase faults as well as 
single-phase-to-ground fault in order to design the protection scheme. In this case study, the 
fault analysis is carried out on these two short-circuit fault types.  
Based upon the normal full load current and short-circuit fault current results, the protective 
scheme can be coordinated. Single-phase-to-ground faults occur when t=3.0 s at each line 
separately, and the protective devices work to trip the CB as soon as the faults are detected, 
cutting off the faulty part automatically. Results presented in this section were obtained using 
, which is based on the “very inverse type OCR” defined by 
IEEE Std. C37. 112-1996 [114]. The original OCR coordination scheme and the trip time of 
each OCR can be seen in Table 5.8. 
 
 
3.922,  0.0982,  and 2A B p  
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Table 5.8 Original setting of OCRs 
Fault OCR CT Ratio   TDS Original Coordination Scheme 
Trip time (s) CTI(s) 
F3 R3 200:1 5.0 0.5 0.147 0.210 
R2 300:1 4.0 1.0 0.357 
F2 R2 300:1 4.0 1.0 0.223 0.217 
R1 400:1 4.5 1.2 0.440 
 
When DG (660kVA/480V wind turbine based induction generator) is integrated into the 
system at Bus 2, the power flow results (particularly the load current) will be changed. Besides, 
the fault currents will also be changed owing to the current contribution of DG, which will 
inevitably affect the protective coordination. Meanwhile, the rating capacity of each CB is 
determined by the fault current flowing through it. Since the presence of DG at Bus 2 will 
inevitably increase the fault current of CB2 and CB3 corresponding with faults F2 and F3, it is 
important to discuss the necessity of CB upgrading. Therefore, the fault currents flowing 
through them with and without DG when a single-phase-to-ground fault occurs at the end of 
each line (which are the smallest short-circuit currents) will also be investigated. The results of 
coordination between each relay pair and the fault currents through each CB are given in Table 
5.9 and 5.10 respectively. 
As can be seen from Table 5.9, with the penetration of DG, the  increases while 
 decreases, which is in accordance with the above theoretical analysis. Specifically, 
the  drops to 0.190s (which is under 0.2s, located out of the acceptable range 0.2s ~ 
0.5s) as discussed in the above section. Too small  may lead to miss-operation between 
OCRs and the cost of OCR restoration is considerable.  In terms of fault current flowing 
through CB, from Table 5.10 it can be seen that the fault currents through each CB have 
pick -upI
_1,2CTI
_ 2,3CTI
_ 2,3CTI
CTI
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increased with the presence of DG. In some cases, the increased fault currents with DG 
participation may exceed the rating capacity of the corresponding CB, this calls for CB 
upgrading. For instance, suppose the rating of CB3 is set at 5 kA, the result of 5.125 kA is out 
of its rating capacity when DG is installed. 
After that, the SFCL is considered as being installed in series with DG to mitigate its impacts, 
as shown in Figure 5.5. The effects of installing SFCL (with a superconductor resistance of 4 
 and 5  respectively) could also be found in Table 5.9 and 5.10. It can be seen from Table 
5.9 that by installing SFCL, the  can be clearly improved. Note that the performance 
greatly depends on the non-superconducting impedance of SFCL. To obtain the minimum 
SFCL impedance (specifically the resistance of the superconductor) which can avoid any 
alternation of the OCRs, more specific tests are carried out between 4  and 5 . When 
 , the  between R2 and R3 equals to 0.200. Therefore, in this test study the 
optimal result of SFCL impedance is . To observe the effects of SFCL on reducing the 
fault current flowing through each CB, a SFCL with non-superconducting parameter 
 is installed in series with DG. Note that all the fault currents flowing through 
CBs have been decreased. Obviously, the SFCL can mitigate the impact of DG on the 
protective devices in a radial distribution network. 
Table 5.9 Protection coordination of each OCR 
Fault OCR With DG With DG and SFCL 
( ) 
With DG and SFCL 
( ) 
Trip time(s) CTI(s) Trip time(s) CTI(s) Trip time(s) CTI(s) 
F3 R3 0.136 0.190 0.138 0.199 0.140 0.201 
R2 0.326 0.337 0.341 
F2 R2 0.207 0.236 0.210 0.232 0.214 0.227 
R1 0.443 0.442 0.441 
 
 
_ 2,3CTI
 
4.4 SFCLR   CTI
4.4 
4.4 SFCLR  
4 SFCLR   5 SFCLR  
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Table 5.10 Fault current of each CB (kA) 
Fault CB Without DG With DG With DG and SFCL 
( ) 
F3 CB3 4.816 5.125 4.947 
F2 CB2 7.098 7.587 7.216 
F1 CB1 13.077 13.485 13.302 
 
Table 5.11 Load current and fault current with DG and SFCL integration (Phase A-kA) 
From 
Bus 
To 
Bus 
Load 
current 
with DG 
Single-phase 
fault current 
with DG 
Load current 
with DG and 
SFCL 
Single-phase fault 
current with DG and 
SFCL 
1 2 0.99 45.16 0.99 45.16 
2 3 0.97 13.15 0.97 12.96 
3 4 0.75 7.01 0.75 6.95 
*the fault current is steady-state short-circuit current 
*  
From Table 5.11, it can be seen that the SFCL can limit the downstream fault current. 
However, the function of SFCL to the upstream fault current is not significant.  
5.5  Case Study of IEEE 13-Bus Network 
The test network used in this study is a 4.16 kV IEEE 13-bus distribution network, which is 
a radial unbalanced power system with three-phase, two-phase and single-phase lines as well 
as unbalanced wye load and delta load [124]. Figure 5.6 shows the single-line diagram of the 
13-bus system protected by 10 protection units (OCRs and CBs). 
The system configuration, line impedance and load data with no DG are given by IEEE PES 
Distribution Systems Analysis Subcommittee, which are presented in Appendix A1. The first 
step of the study carried out for this paper was to calculate the load and fault currents for the 
4.4 SFCLR  
4.4 SFCLR  
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purpose of determining the operating times and required  between each pair of OCRs 
based on the two conditions described in the above sections. In order to achieve a proper 
operating schedule of the protective devices, the maximum and minimum value of fault 
currents at the terminals of each protective device should be calculated. The balanced three-
phase fault current and the single-phase-to-ground current are presented in Table 5.12. The 
peak-current is calculated to determine the device ratings while the steady-state short-circuit 
current is employed to coordinate the OCRs. 
 
Figure 5.6 IEEE 13-bus distribution network [124] 
 
 
 
 
CTI
121 | P a g e  
 
Table 5.12 Maximum full load current and fault current for relays 
Relay Maximum load current 
(kA) 
Maximum fault current 
(kA) 
R0 0.00000 2.613 
R1 0.06359 2.378 
R2 0.07122 2.378 
R3 0.07122 3.490 
R4 0.20408 3.490 
R5 0.47696 4.930 
R6 0.08082 4.930 
R7 0.06559 3.038 
R8 0.14310 4.930 
R9 0.58651 10.954 
 
Therefore, the OCRs can be coordinated with the following procedure: 
 Coordinate R1 & R2 with R3 and R7 with R8; 
 Coordinate R0 & R3 &R4 with R5; and 
 Coordinate R5& R6 & R8 with R9 
The second step consisted of introducing an additional three-phase load S= (600+j30) kVA 
at bus 680 and an additional 660 kVA wind turbine at bus 675 to supply increased power. This 
changes the power and current flows, leading to fault currents increasing and disturbance of 
the protective coordination between some pairs of relays during fault conditions. As the final 
step, a model of SFCL is developed and added to the DG connection. The purpose is to 
investigate its performance during faults by minimizing the DG’s adverse impact on protection 
coordination. 
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5.5.1 DG and SFCL impacts on CB fault currents 
The required rated current level of CB is determined by the highest fault current that might 
have to be cleared by it. In this section, some simulations are carried out to analyse the impact 
of DG and SFCL to the fault current, when faults occur at the terminal of each CB. Table 5.13 
shows the highest RMS value of the fault currents flowing through CB1, CB2, CB3, CB7 and 
CB8, for the proposed distribution network without DG, with DG and with DG-SFCL unit. 
As shown in Table 5.13, SFCL can decrease the fault current effectively for all CBs while 
comparing without the use of SFCL. As the SFCL is installed in series with the DG unit, it is 
used to limit the DG current contribution to the main grid during a fault. Its current limiting 
performance turns out to be better for those CBs that are located close to it. It can also be 
observed in Table 5.13 that the current limiting performance is more significant for nearby CBs 
(CB1, CB2 and CB3). Moreover, the limiting performance is highly affected by the parameter 
of SFCL ( SFCLR ). Figure 5.7 shows the relationship between fault current (RMS) and SFCL 
resistivity ( ). It can be observed that the fault current limiting performance becomes 
better with increasing resistivity of the SFCL. 
Table 5.13 Fault current of each CB (kA) 
CB No DG with DG with DG and SFCL( ) 
Current increase rate Current increase rate 
CB1 2.34 2.71 15.8% 2.48 6.0 % 
CB2 2.32 2.65 14.2% 2.48 6.9 % 
CB3 2.68 3.17 18.3% 2.90 8.2 % 
CB7 3.61 3.80 5.3% 3.71 2.8 % 
CB8 4.30 4.58 6.5% 4.44 3.2 % 
 
SFCLR
2 p.u.SFCLR 
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Figure 5.7 Fault current limiting effect of SFCL 
5.5.2 DG and SFCL impacts on OCR coordination 
As the load and the fault current of this 13-bus network can be calculated, the OCRs are 
modified in accordance with the pre-defined  and TDS, aiming at setting  of each 
pair of OCRs around 0.25s and in the range between 0.2s and 0.5s. However, when a DG is 
connected into the network, the protection coordination will be disturbed. For the purpose of 
investigating the changes, a number of simulations in PSCAD/EMTDC environment have been 
carried out. The results of three-phase and single line to ground faults at the terminal of 
different buses before and after the introduction of DG are shown in Table 5.14 and 5.15 
respectively. For a fault occurrence at bus 680, R0 works as the primary relay while R5 is the 
back-up relay. The coordinated conditions of primary and back-up relays are similar for faults 
located at other buses in Table 5.14 and 5.15. 
 
 
 
pick upI  CTIs
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Table 5.14 Setting value of each OCR (three-phase faults) 
Fault 
Location 
Relay No. Without DG With DG 
Trip time(s) CTI(s) Trip time(s) CTI(s) 
680 R0 0.160 
 
0.155 
 
R5 0.385 0.225 0.385 0.230 
675 R4 0.109 
 
0.109 
 
R5 0.337 0.228 0.337 0.228 
692 R5 0.285 
 
0.285 
 
R9 0.568 0.283 0.568 0.283 
633 R6 0.129 
 
0.129 
 
R9 0.342 0.213 0.342 0.213 
 
It can be seen from Table 5.14 and 5.15 that most of the , especially for faults close to 
the DG are affected by the presence of DG. The values of  may increase or decrease with 
respect to their location and distance to the DG unit as analysed in the above sections. In this 
case, the increasing  are still in the range and need no adjustment. However, among those 
decreased ,  (phase A) and  (phase C) drop below 0.2 s, which is out 
of the acceptable range. Therefore, the coordination of these two pairs of OCRs needs to be 
restored, e.g. by means of a SFCL. Figure 5.8 shows the improvement of these two  when 
a SFCL is installed, where  Under the presence of a SFCL, both of these  
have been improved to over 0.2 s, which satisfies the range requirement mentioned in the above 
sections. In addition, the contribution of SFCL to the improvement of the  is more 
significant when the OCR pairs are located closer to the DG-SFCL unit. For instance, compared 
with  (increasing by 0.034 s), _ 7,8CTI  (phase C) just increases from 0.200 s to 
0.209 s under the same situation. At the same time, the other CTIs will be slightly improved by 
CTIs
CTIs
CTIs
CTIs _1,3CTI _ 2,3CTI
CTIs
2 p.u.SFCLR  CTIs
CTIs
_1,3CTI
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the use of SFCL. However, the largest CTI (CTI_3,5) after that is still smaller than 0.5, which 
is located in the acceptable range. 
Table 5.15 Setting value of each OCR (single-phase faults) 
  Fault 
Location 
Relay No. Without DG With DG 
Trip time(s) CTI(s) Trip time(s) CTI(s) 
652  
(A-G) 
R1 0.555 
 
0.400 
 
R3 0.793 0.238 0.581 0.181 
684 
(A-G) 
R3 0.606 
 
0.430 
 
R5 0.831 0.225 0.735 0.305 
646 
(B-G) 
R7 0.620 
 
0.543 
 
R8 0.838 0.218 0.743 0.200 
645 
(B-G) 
R8 0.601 
 
0.527 
 
R9 0.873 0.272 0.832 0.305 
611 
(C-G) 
R2 0.575 
 
0.421 
 
R3 0.818 0.243 0.608 0.187 
684 
(C-G) 
R3 0.645 
 
0.470 
 
R5 0.881 0.236 0.800 0.330 
646 
(C-G) 
R7 0.634 
 
0.568 
 
R8 0.866 0.232 0.784 0.216 
645 
(C-G) 
R8 0.612 
 
0.550 
 
R9 0.845 0.233 0.828 0.278 
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Figure 5.8 Comparison of CTIs 
Meanwhile, it is found that the minimum required SFCL impedance is 1.099 p.u. As 
discussed before, a larger value of SFCL impedance will lead to more improvement in . 
To further investigate and also verify the relationship between different values of SFCL 
parameters  and ,  is set to 1 p.u., 1.5 p.u., 2 p.u., 2.5 p.u., and 3 p.u.. The 
simulation results are shown in Table 5.16. It is found that the larger the SFCL resistivity, the 
closer the  are to their previous determined setting values (Seen in Table 5.16). 
Table 5.16 Comparison of CTIs with different value of SFCLR  
 
0 p.u. 1 p.u.  1.5 p.u. 2 p.u. 2.5 p.u. 3 p.u. 
  0.181 0.198 0.208 0.215 0.221 0.226 
  0.187 0.199 0.206 0.214 0.219 0.224 
 
With the last part of this study, the minimum value of , which improves all  to a 
range between 0.2s and 0.5s should be determined. As can be observed in Table 5.16, when 
is set as 1 p.u.,  and  are slightly under 0.2 s, while when
0.000
0.050
0.100
0.150
0.200
0.250
0.300
CTI_1,3 CTI_2,3
C
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I 
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SFCLR
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SFCLR _1,3CTI _ 2,3CTI
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, both of them are over 0.2 s. Therefore, some specific tests were carried out to 
find the minimum value of  in the range between 1 p.u. and 1.5 p.u. The results show that 
when  is set to 1.1 p.u.,  (phase A) and  (phase C) are equal to 0.200 
s and 0.201 s respectively, both of them are in the required range. At the same time, all of the 
increasing CTIs are under 0.5 s. In other words, for this case study a minimum value of 1.1 p.u. 
is needed for to avoid any alteration of the original OCR settings. 
5.6 Summary 
This chapter introduced the working principle of a protection system in a power network, 
particularly the setting and coordination of overcurrent relays in a radial distribution network. 
As the integration of DGs will disturb the previous coordination of the relays, SFCLs are 
considered to be installed in series with DGs to offset the negative impacts of DGs. In this 
chapter, a relay coordination setting approach is proposed considering the presence of DGs and 
SFCLs. After that, this approach is applied in two case studies, a simplified 4-bus distribution 
network and then a more complex IEEE 13-Bus Distribution Network. The results showed that 
the presence of DG in these networks would lead to the Coordinated Time Interval between 
some of the relays being smaller than the required value, which in some cases should be 
avoided. The use of SFCL was able to balance the impacts of DGs and restore the coordination 
of relays without modification. Besides, the minimum required impedance of SFCL could also 
be found.  
In the next chapter, the impacts of SFCL on system voltage quality and the stability of the 
DFIG based DG in a power network will be investigated and presented.  
 
1.5 p.u.SFCLR 
SFCLR
SFCLR _1,3CTI _ 2,3CTI
SFCLR
128 | P a g e  
 
Chapter 6. SFCL Impacts on Voltage Quality 
6.1  Overview of DG with Wind Turbine 
Voltage quality under the impact of DG is the second dominant factor to be evaluated, 
followed by the impact of DG on frequency fluctuations, harmonic distortion, inter harmonic 
distortion, etc. In the future, with significantly higher integrated DG capacity, techniques like 
energy management incorporating load flow analysis are required during operation to prepare 
and manage the optimized schedule for the DG, energy storage and power exchange. 
As discussed in Chapter 2, the induction generator with wind turbine is an important 
developing branch of DG among all generating technologies of DG. Wind energy is supposed 
to be one of the fastest developing industries worldwide. 
The historical Induction Generator (IG) is used with wind turbines as well as Squirrel-Cage 
rotor IG and Wound-rotor IG. The Squirrel-Cage rotor IG is widely accepted due to its low 
price, mechanical simplicity, robust structure and resistance against disturbance and vibration, 
while the wound-rotor IG is suitable for speed control purposes. However, the wound-rotor 
type is more expensive than the squirrel-cage type. Although, at present the most commonly 
used generator type for wind turbines above 1 MW is the Doubly Fed Induction Generator 
(DFIG) with variable-speed operation.  
The DFIG is a category of induction machine with its stator directly connected to the grid, 
whereas its rotor is connected to the grid via a back-to-back converter which controls both the 
rotor and indirectly the grid currents. Consequently, the rotor field determined by the rotor 
currents is able to stay synchronized with the grid in spite of the wind turbine and rotor speed 
varying [126]. Therefore, the DFIG can be applied in fields where varying speeds of the 
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generator shaft for a constant frequency of the power system are required. The rotor frequency 
can freely differ from the grid frequency. Compared with other variable speed solutions, the 
most significant characteristic of DFIG is that by using the converter to control the rotor 
currents it is possible to adjust the active and reactive power fed to the grid from the stator 
independently of the generator's turning speed. In such a case, only a small portion of the 
mechanical power is fed to the grid through the converter, which is usually 25-30%.  As the 
rest of the power (a large portion) is directly fed from the stator, the losses in the power 
electronic converter can be greatly decreased. As a consequence, the cost of the converter is 
much lower than for a full back-to-back converter decoupled synchronous machine. 
The advantages of DFIG based wind turbine are as following: 
 The rotor circuit is controlled by a power electronics converter, thus the induction 
generator is able to both import and export reactive power; 
 The control of the rotor voltages and currents enables the induction machine to remain 
synchronized with the grid while the wind turbine speed varies; 
 The cost of the converter is relatively low compared with other variable speed solutions 
because only a fraction of the mechanical power is fed to the grid through the converter. 
However, when induction generators with wind turbines are integrated into the electrical 
networks, their terminal voltages and frequencies greatly depend on the AC source of the power 
utility [127]. Therefore, they are generally very sensitive to external disturbances, e.g. voltage 
sags caused by short-circuit faults, which may lead to unfavourable disconnection of DGs from 
the utility. As voltage sags occurring on power systems as well as within an industrial complex 
have become a most significant power quality problem facing industrial customers today, it is 
necessary to find an effective measurement to improve the system voltage profile under fault 
conditions [128, 129]. Methods of improving voltage aspect qualities including voltage sags 
during faults have been investigated a lot. In [130] a laboratory model of an advanced Static 
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Var Compensator (SVC) was constructed to investigate its capability for voltage sag mitigation. 
Some researchers have suggested to use Dynamic Voltage Restorer (DVR) to effectively 
mitigate the voltage sags and swells [131, 132]. 
In recent years, the Fault Current Limiter (FCL) which can detect and reduce fault currents 
has been intensely discussed. It has been pointed out that interconnection of FCL into the 
distribution system is a potentially more efficient and reliable solution to deal with voltage 
related power quality problems [53, 133, 134]. Therefore in this chapter, the improved flux-
lock SFCL will be applied to solve the problem caused by DG interconnection. The main 
contents of this chapter are based on the work of the PhD candidate published in [125]. 
6.2 System Configuration for Case Study 
The generic simulation model of the distribution system with DG is displayed in a single-
line diagram in Figure 6.1. The entire system is connected to an infinite bus with two 
downstream feeders in parallel, which consist of both 24.9kV medium-voltage (MV) and 
4.16kV low-voltage (LV) distribution lines and loads. A DFIG-based wind turbine is installed 
at the first feeder of the LV side as DG application. The main parameters of the distribution 
system can be found in Table 6.1. 
 
Figure 6.1 Distribution system configuration 
SFCL
DFIGLine1
 1  2  3  4
5
24.9kV/4.16kV
Line2
Line3
Load2
Load3Load1
SFCL
Location II
Location I
4.16kV/690V
Infinite 
bus
Grid
24.9kV
T1 T2
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Table 6.1 Distribution System Parameter 
Unit Parameter 
Source  24.9kV, 60Hz infinite bus 
T1 24.9kV/4.16kV, 2MW 
R-%=1, X-%=2 
Line Line1: 0.13+j0.386 ohm 
Line2: 0.26+j0.772 ohm 
Line3: 0.13+j0.386 ohm 
Load Load1: 3.6+j1.2MVA 
Load2: 3.6+j1.2MVA 
Load3: 1.5+j0.3MVA 
T2 4.16kV/480V, 0.75MW 
R-%=1, X-%=5 
DG 900kW, 690V wind turbine 
 
When a fault (balanced three-phase fault or unbalanced single-phase-to-ground fault) is 
applied at feeder II (at the beginning of Line 2), the current flowing into Line 2 will 
dramatically increase, leading to considerable voltage sags at the neighbouring feeder (at 
terminal of Bus 2). Ultimately, it will be seen as a great factor of disturbance from the DG point 
of view.  
In order to improve the voltage sags and enhance the DG power variation, an SFCL can be 
introduced into the system. Two factors are of utmost importance when SFCL is integrated: 
location and impedance. In respect of location, two possible locations are considered, one is at 
the output terminal of DG (Location I), which can be used to reduce DG current contributions 
during faults. The other location is at the start point of Line 2 (Location II) which is close to 
the fault, being used to locally reduce the fault current and maintain the terminal voltage. The 
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effect of SFCLs at these two locations on currents and voltages will be analysed and compared 
respectively to discuss their impacts on DG power stability. In respect of SFCL impedance, it 
relates to the current limiting effect. Generally speaking, the larger the SFCL impedance the 
better the current limiting effectiveness. 
6.3 Investigation of DFIG-Based Wind Turbine Performance during 
Faults 
As the DFIG suffers from great sensitivity to external disturbances it may have to be 
disconnected from the power utility under some circumstances such as short-circuit faults [135, 
136]. Therefore, it is essential to discuss the performance of DFIG under different types of 
faults. As we know, among all types of short-circuit faults, the unbalanced single-line-to-
ground fault is the most common one while the balanced three-phase fault is the most severe 
one. In this section, the DFIG model will be built and then be integrated into the test system. 
The single-line-to-ground fault and the three-phase fault will be applied after that to compare 
the performance of DFIG during fault conditions, when SFCLs are interconnected or not. 
6.3.1 DFIG mathematic model 
The mechanical power (Pw) extracted from an individual DFIG-based wind turbine without 
considering any wake effect is generally expressed as 
   (4-45) 
Cp: the power coefficient; 
ρ: the air density;  
A: the swept area of rotor disk; 
Vw: the varying wind speed.  
30.5w p wP C AV  
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However, when there is more than one turbine in a wind farm, the wind speed of downstream 
wind turbines will normally have reduced speed and can be turbulent, which is named as the 
wake of the turbine. The wake effect will lead to a smaller total output power of combined 
wind turbines compared to individual turbine output multiplied by the number of wind turbines 
in a wind farm. Generally speaking, the overall impact of the wake effect on the output power 
of a wind farm could be evaluated by a variable wake coefficient (smaller than 1), which 
depends upon the spacing between turbines and the nature of the wind regime they are exposed 
to. Although the nature of wind condition cannot be modified, the wake coefficient could be 
optimized as close as 1 by modifying the wind farm layout, so as to reduce the influence of the 
wake effect and thereby maximizing the energy output. Moreover, no matter how the wake 
effect affects the output of a wind farm (by a variable coefficient), the mechanism of how a 
wind turbine produces power does not change. Therefore, in this thesis, the DFIG-based wind 
turbine model is established based on (6-1), without considering any wake effect. 
6.3.2 DFIG simulation model 
The simulation model of DFIG-based wind turbine has been widely discussed in detail in 
literature these days [15, 137]. In this thesis, a 0.9 MW/0.69 kV DFIG-based wind farm model 
is connected into the distribution system in the PSCAD/EMTDC environment to analyse its 
impact under fault conditions, based upon the dynamic model built by the National Renewable 
Energy Laboratory (NREL), USA [138]. The simulation model is depicted in Figure 6.2, which 
composes of a wind park, an induction machine, an AC-DC grid side converter and a DC-AC 
generator side converter. 
The wind park block converts the wind speed to machine torque, as shown in Figure 6.3, on 
the basis of (4-45), with a given power coefficient.  
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The simulation outputs of the wind farm model are given in Figure 6.4, including its real 
power and reactive power output, its mechanical speed and its terminal voltage under normal 
operation. 
 
Figure 6.2 Simulation model of DFIG based wind turbine 
 
Figure 6.3 Detail in Wind park block 
 
 
135 | P a g e  
 
 
(a) 
 
(b) 
 
(c) 
 
(d) 
Figure 6.4 Outputs of DFIG base wind turbine model, (a) real power; (b) reactive power; (c) 
mechanical speed; (d) terminal voltage. 
 
6.3.3 Balanced three-phase fault 
For an induction generator, when there is a balanced three-phase fault in the system the stator 
current will significantly increase and at the same time the voltage at the stator-winding 
terminal of the generator will drop. As a consequence, the reduced grid voltage is not able to 
maintain the magnetic flux in the stator. Under such a condition, the magnetic flux in the air 
gap will be significantly reduced when the fault continues, leading to negative influences on 
the overall stability of the system, particularly on the DFIG. The voltages at the DFIG terminal 
together with its stator currents when a balanced three-phase fault occurs are shown in Figure 
6.5. It can be seen that the voltages dropped significantly to less than 50% of the normal values 
while the peak of the fault currents increase dramatically. For Phase B specifically, the peak of 
the short-circuit current reached up to roughly 3 kA. Meanwhile, at the moment of fault 
clearance, the currents exhibited an inverse peak which reached about 4 kA in Phase B.  
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Figure 6.5 Terminal voltage and stator current behaviour of DFIG during three-phase fault 
 
6.3.4 Unbalanced single-phase-to-ground fault 
In comparison with the balanced three-phase fault, the single-phase-to-ground fault is 
unbalanced, which means that unequal currents will flow through the three phases under fault 
conditions. Apart from the faulted phase, the other two phases without fault are still able to 
generate magnetic flux close to the pre-fault level. Therefore, the induction generator can keep 
working for a short time before the fault is removed. Figure 6.6 demonstrates the voltages at 
the DFIG terminal and the stator currents of three phases when the single-phase-to-ground fault 
at Phase A occurs. 
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Figure 6.6 Terminal voltage and stator current behavior of DFIG during single-phase-to-ground 
fault 
As can be observed from Figure 6.6, the voltage dips at DG terminal under such a condition 
were not as severe as that of the three-phase fault. Thus, the DG was still able to provide real 
power during a short-term fault. In terms of stator current, although large fault currents 
continued in the faulted phase (Phase A), the currents in the other two phases were able to 
return to their previous current level after about one cycle of oscillation. 
As required by the system protection code, DGs are supposed to be disconnected from the 
utility within 0.16 s in case its terminal voltage drops below 50% of its pre-fault value [13]. 
From the simulation results it could be obtained that the connection of DFIG-based wind 
turbine under balanced three-phase fault condition would inevitably be lost in this case study, 
because in the 0.2 s of fault duration, the terminal voltage of DG is less than 50% of its pre-
fault value. In order to avoid the disconnection of DG during faults, a SFCL was then equipped 
in the distribution network in the following section, to attempt to reduce the stator currents as 
well as to improve the terminal voltages of the DG, specifically during the three-phase fault. 
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6.4 The Effect of SFCL on Stability Enhancement 
To investigate the impact of SFCL on system stability of a distribution network with DG, 
two different locations of SFCL will be considered and discussed, seen in Figure 6.1. One is 
installed between the network and the DFIG (Location I as shown in Figure 6.1), the other is 
installed between the network and the fault position (Location II as presented in Figure 6.1). 
The purpose for installing SFCL at location I is to investigate the SFCL impact on improving 
DG voltage dip and power variation directly. Whereas SFCL at Location II is integrated to 
reduce fault currents near the fault to improve the upstream terminal voltage. 
6.4.1 Location I - at DG terminal 
For the case study of the first location where the device is installed between the network and 
the DFIG, a SFCL with resistance of 5   is used to reduce the DFIG current contribution 
during the balanced three-phase fault.  
Comparisons between systems operating with and without SFCL are carried out, and the 
stator currents and the root-mean-square (RMS) voltage in per-unit (p.u.) at the output of DFIG 
under these two conditions are given in Figure 6.7 and 6.8 respectively. As can be observed 
from Figure 6.7, the fault current in all three phases were limited by means of installing SFCL. 
Take the current in Phase B for instance, the peak of the fault current was able to be reduced 
from around 3 kA to approximately 1.5 kA. At the same time, the inverse peak of the currents 
at the fault clearance moment could also be significantly limited. 
Voltage sags or dips refers to a decrease in RMS voltage, evaluated by the remaining voltage 
under fault status. As can be seen in Figure 6.8, the pre-fault voltage in normal operation was 
a little above 1 p.u.. Without installing SFCL, the voltage decreased to approximately 0.32 p.u. 
but only during the fault. By using SFCL, the voltage sag could be improved, reaching up to 
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approximately 0.51 p.u.. As the SFCL could not recover to its superconducting state 
immediately after the fault was removed, the voltage showed a positive deviation at the time 
of fault clearance due to the insertion of SFCL impedance. 
 
Figure 6.7 Stator current behavior of DFIG with and without SFCL at location I 
 
Figure 6.8 Voltage sag behavior of DFIG with and without SFCL at location I 
To further analyse the effects of SFCL in more depth, the output real power and reactive 
power balances of the DFIG are depicted in Figure 6.9.  
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(a) 
 
(b) 
Figure 6.9 DFIG reactive and active power responses with and without SFCL at location I (a) 
Reactive power (b) Active power 
As can be observed, the reactive power was almost zero when the system was operated at 
normal state, seen in Figure 6.9 (a). When the fault occurred however, it experienced a positive 
deviation at the fault instant and by contrast the DFIG absorbed large reactive power from the 
external power system at the fault clearing moment. This is mainly due to the flux level 
requiring time to adjust, especially with the presence of an excitation controller. With the 
presence of SFCL, both of the reactive deviations at fault occurring and clearing moments 
could be largely limited, enhancing the stability of the overall system. 
In terms of active power produced by DFIG shown in Figure 6.9 (b), it dropped dramatically 
due to the fault when the system was operating without SFCL, leading to a large oscillation in 
electrical torque of the DFIG, which is shown in Figure 6.10. The oscillation in electrical torque 
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may ultimately cause DG instability. By means of using SFCL, the drop in real power could 
be decreased and the oscillation in electrical torque could be limited as well. 
 
Figure 6.10 Generator electrical torque with and without SFCL at location I 
 
6.4.2 Location II – at faulted feeder 
The purpose of installing SFCL between the network and the fault position (Location II, near 
the fault) is to locally limit the fault current. In order to achieve similar stator current limitation 
as that installed at Location I, a SFCL with resistance of 1  is equipped at Location II.  
With the insertion of SFCL at Location II in Figure 6.1, the fault currents flowing into Line 
2 could be greatly reduced by a bigger fault impedance. As can be observed in Figure 6.11, the 
peak of the short-circuit current (take Phase A as an example) was limited from more than 15 
kA to about 10 kA. As a consequence, the voltage sag at the neighbouring feeder in parallel to 
the faulted one (Bus 2 in this case study) could be greatly enhanced. It can be seen from Figure 
6.12 that the voltage sag at Bus 2 improved from about 0.25 p.u. to approximately 0.6 p.u., by 
means of SFCL.  Moreover, more simulations demonstrate that the performance of SFCL such 
as current limitation and voltage improvement could be further enhanced by increasing its 
current limiting resistance. 
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Figure 6.11 Fault current flowing into Line 2 with and without SFCL at location II 
 
Figure 6.12 Bus 2 voltage sag behavior with and without SFCL at location II 
Besides, the stator currents of the generator during a fault when the system was operating 
without SFCL and with SFCL at location II respectively are illustrated in Figure 6.13. Both of 
the peak currents at the fault occurring moment and the inverse currents at the time of fault 
clearance in three phases could be dramatically reduced by SFCL. The fault current in Phase 
B for example, was reduced to approximately 1.6 kA by means of SFCL from a peak of more 
than 3 kA.  
Compared with SFCL installed between the network and DFIG (Location I), the 
effectiveness of SFCL at Location II on improving the DG terminal voltage dips is more 
remarkable.  
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Figure 6.13 Stator current behavior of DFIG with and without SFCL at location II 
 
Figure 6.14 Voltage sag behavior of DFIG with and without SFCL at location II 
It can be seen in Figure 6.14 that the voltage sag at DG output could be improved to be 
around 0.58 p.u. during a fault, which is above 50% of its pre-fault value. In this case, the DG 
could stay connected with the utility as long as the fault could be removed quickly. Therefore, 
the results above imply that the stability of a DFIG-based wind turbine, which is highly 
sensitive to external disturbances, is able to be improved by means of SFCL. 
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In terms of the behaviour of the reactive and active power response of DFIG under fault 
conditions, the simulation results are given in Figure 6.15. 
 
(a) 
 
(b) 
Figure 6.15 DFIG reactive and active power responses with and without SFCL at location II (a) 
Reactive power (b) Active power 
Results shown in Figure 6.15 suggest that in line with the previous finds, the behaviour of 
real and reactive power response of DFIG under fault conditions became more stable by the 
presence of SFCL at Location II. Both of the offsets in real and reactive power at fault 
occurrence and fault clearance moments could be dramatically limited. Furthermore, effected 
by the SFCL integration, the deviation of electrical torque of the DG could also be reduced as 
shown in Figure 6.16. Consequently, compared with operating without SFCL, the generator 
becomes more stable which can ultimately improve the stability of the overall system.  
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Figure 6.16 Generator electrical torque with and without SFCL at location II 
6.4.3 Comparison between both deployment scenarios 
Based upon the simulation results from the above section, it is easy to see that both SFCLs 
in the two proposed locations can effectively reduce the stator currents and the voltage dips at 
DG output by selecting proper resistance values. A summary of results at these two locations 
are given in Table 6.2, comparing the generator stator current limitation and terminal voltage 
improvements respectively. As can be seen from the table, to achieve similar stator fault current 
limiting effectiveness, the SFCL at the second location (the start point of the faulted feeder) 
has better voltage sag improvement with a much smaller resistance. However, the SFCL at 
such a location has to withstand a higher operating voltage level (24.9 kV in this case study) 
compared with the SFCL installed between DFIG and the network (4.16 kV). Meanwhile, 
voltage dips of these two scenarios are limited to less than 50% of the nominal voltage. 
Consequently, the clearing time of DFIG-based wind turbine from the main grid can be 
extended to 2 s [139], which is sufficient for the protection system to eliminate the fault.  
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Table 6.2 Comparison between Two Locations 
Results during balanced 
3-Phase Fault 
Without 
SFCL 
SFCL at Location I 
4.16 kV, 5   
SFCL at Location II 
24.9 kV, 1    
Peak stator 
current 
(kA) 
A 1.334 1.180 1.115 
B 2.215 1.537 1.601 
C 2.585 1.969 1.879 
Voltage sag (p.u.) 0.32 0.51 0.58 
 
The SFCL at Location I works on reducing DG current contribution during a fault, it acts 
only on the DG branch and has little effect on other feeders. By contrast, the SFCL installed at 
the second location can locally limit the fault current so as to improve the voltage profile at all 
its neighbouring feeders.  
6.5  Comparison between Flux-lock and Resistive SFCL 
As discussed before, the resistive type SFCL has the simplest topology and working 
mechanism among all types of SFCLs, it is necessary to make some comparisons between 
resistive and flux-lock types of SFCL, so as to investigate the advantages of flux-lock type. 
The comparisons are carried out in a simplified test system as shown in Figure 6.17. Whereas 
the parameters used are given in Table 6.3. The SFCLs are also installed at two locations to 
investigate their merits and weaknesses. 
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Figure 6.17 A simplified test system 
Table 6.3 Parameters of the test system in Figure 6.17 
Parameter Value 
Source  11 kV, 60Hz, 0.12+j0.36 Ohm 
Line Line1: 0.26+j0.772 Ohm 
Line2: 0.26+j0.772 ohm 
Load Load1: 3.6+j1.2MVA 
Load2: 3.6+j1.2MVA 
T2 11kV/690V, 1MVA 
R-%=1, X-%=5 
DG 900kW, 690V DFIG wind turbine 
6.5.1 Location I - at DG terminal 
To investigate and compare the effectiveness of the resistive and flux-lock types of SFCL 
on system voltage maintenance when they are installed at Location I or not, two fault locations 
are considered and simulated. As shown in Figure 6.17, fault F1 is at the end of Line 1 which 
is on the same branch of DG, whereas fault F2 is at the beginning of Line 2 which is the 
neighbouring feeder. The value of the shunt resistance of the resistive SFCL is selected as 0.3 
  and 0.6   in two separate tests while the primary inductance of the flux-lock SFCL is set 
SFCL
DFIG
Line1
 1  2
3
Line2
Load2
Load1
SFCL
Location II
Location I
11kV/690V
Feeder
G
11kV
T
F2
F1
11kV
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up as 1 mH and 2 mH correspondingly. Technically speaking, the SFCLs installed at Location I 
cannot reduce voltage sag of the upstream feeder bus. This is due to the fact that SFCLs at this 
place are only able to limit the fault current contribution of the DG rather than that of the faulted 
feeder. In the case of the balanced three-phase-to-ground fault at F1, the simulation results are 
presented in Figure 6.18 and Figure 6.19 with respect to voltage sags at DG terminal and the 
mechanical speed of the wind turbine respectively. 
 
(a) 
 
(b) 
Figure 6.18 Voltage at DG terminal when fault occurs at F1 when SFCL is installed at Location I 
(a) with resistive SFCL (b) with flux-lock SFCL 
 
It can be seen from Figure 6.18 (a) and (b) that both types of SFCL can greatly reduce the 
voltage dip degree of the DFIG based wind turbine during faults. Specifically for the resistive 
SFCL, the improvement of the voltage sag is determined by the value of shunt resistance. 
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Furthermore, the voltage improvement is kindly in positive proportion to the shunt resistance, 
as can be seen from Figure 6.18 (a). A larger value of the shunt resistance can provide better 
voltage dip enhancement. For instance, when the shunt resistance was 0.3  , the voltage sag 
could be improved from less than 0.2 p.u. to above 0.4 p.u. and it could be further increased to 
around 0.8 p.u., with the shunt resistance set at 0.6  . However, as the HTS element was not 
able to recover to its superconducting state immediately after fault clearance, the voltage had a 
positive deviation during the HTS recovery time. The remaining resistance of SFCL during 
recovery state will affect the output of the DFIG based wind turbine. 
By contrast, differing from the resistive type, the doubled increase of the primary inductance 
value of the flux-lock SFCL cannot further improve the DG terminal voltage sag shown in 
Figure 6.18 (b). Besides, caused by the operation of HSS, the HTS thin film could be 
disconnected from the high current quickly after a fault thus almost no recovery time is required 
for flux-lock SFCL. 
In terms of mechanical speed of the DFIG, it can be observed from Figure 6.19 that there is 
a great fluctuation of mechanical speed during and after a fault without SFCL. The presence of 
flux-lock SFCL has little effect on stabilizing the mechanical speed, while the resistive SFCL 
is able to keep the mechanical speed within an acceptable range. 
 
Figure 6.19 DFIG mechanical speed influenced by fault F1 and SFCL at Location I. 
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Similarly, in the case of a three-phase-to-ground fault at the beginning of Line 2 (F2), 
simulations were carried out with the same SFCL parameter values. The results were quite 
similar to a fault at F1, which can be found in Figure 6.20 and Figure 6.21.  This is because that 
for SFCL only installed at Location I, it could not make any contribution to limiting the fault 
current from the faulted feeder. Both the fault current contributions of the DG under these two 
fault scenarios are directly reduced by the SFCL at Location I.  
  
(a) 
 
(b) 
Figure 6.20 Voltage at DG terminal when fault occurs at F2 when SFCL is installed at Location I 
(a) with resistive SFCL (b) with flux-lock SFCL 
As a summary from the above simulation results, both resistive and flux-lock types of SFCLs 
installed between the DG and the network have positive effects on improving the voltage dip 
of the DG terminal under faults F1 and F2. In comparison with the flux-lock type, the resistive 
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SFCL performs better at maintaining the mechanical speed stability but requires some recovery 
time after the fault is removed. 
 
Figure 6.21 DFIG mechanical speed influenced by fault F2 and SFCL at Location I. 
6.5.2 Location II - at faulted feeder 
Differing from the SFCLs at Location I, the SFCLs installed at the beginning of the 
neighbouring feeder (Location II) will not act on fault F1 since there are no fault currents 
flowing through them in that case. However for Fault F2 at the branch with SFCL, both current 
contributions from the upstream feeder and from the DG at parallel branches could be locally 
reduced by the SFCL at Location II. As a consequence, the voltage at the upstream feeder as 
well as at parallel feeders can be maintained during fault conditions. In this subsection, in order 
to improve the voltage of the upstream feeder to approximately 0.8 p.u., the shunt resistance of 
the resistive SFCL needs to be set to 0.75 Ohm and the primary inductance of flux-lock SFCL 
is selected as 4 mH correspondingly. The results are depicted in Figure 6.22.  
It can be seen from Figure 6.22 (a) and (b) that both the degree of voltage dips at the upstream 
feeder and at the terminal of the DFIG based wind turbine could be greatly reduced by the use 
of SFCLs. It is also noticeable that the voltage almost returned to its pre-fault value 
immediately after fault clearance for both types of SFCL without any delay. This is due to the 
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fact that the power was mainly fed by the upstream feeder and the output of the DG was not 
affected by the SFCL resistance during recovery time.  
 
(a) 
 
(b) 
Figure 6.22 Voltages when fault occurs at F2 with and without SFCL (a) at upstream feeder (b) at 
DG terminal. 
In respect to mechanical speed fluctuations of the DG during fault conditions, it could be 
greatly reduced by either type of SFCL, as seen in Figure 6.23. This is because the SFCLs at 
Location II were working on improving the voltage at the feeder of the branch with DG instead 
of directly at the PCC of DG. As a result, the voltage stability and quality of the DFIG based 
wind turbine, which is highly sensitive to external disturbances can be improved by SFCL use. 
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Figure 6.23 DFIG mechanical speed influenced by fault F2 and SFCL at Location II. 
6.6  Summary 
In this chapter, the impacts of SFCL on the voltage quality are discussed. In a radial 
distribution network with DGs integrated, two typical locations are proposed for SFCL 
installation, one is in series with the DG being between the DG and the network, while the 
other is at the beginning of the parallel branch of the one with DG. Some case studies are 
carried out in regard to comparing these two locations and also between the flux-lock and 
resistive types of SFCL. 
The comparison between two locations predict that for SFCLs connected to the DG terminal, 
they are able to protect the DG from any external faults in the short term. However for SFCLs 
installed at the beginning of the parallel branch, although they do not directly work on the DG, 
they are able to help the DG maintain a more stable state. Therefore, a better strategy of 
applying SFCLs in a radial distribution with DGs is that: 
 Deploying SFCL at the beginning of each branch of the radial distribution network; 
and  
 Deploying SFCL in series with some of the connected DGs which are those types 
highly affected by external disturbances. 
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 In regard to the comparison between the resistive and flux-lock SFCLs, it can be observed 
that: 
 For SFCLs installed at the beginning of each branch, both types of SFCL perform 
well; the flux-lock type is preferred due to its adjustable fault current limitation 
(discussed in Chapter 4); and  
 For SFCLs installed in series with DGs, the resistive type of SFCL is preferred 
because it performs better at maintaining the mechanical speed of the DFIG based 
wind turbine. 
In the following chapter, an optimal strategy of allocating SFCLs in a more complicated 
power network will be proposed. 
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Chapter 7. Optimal SFCL Allocation in Power System 
7.1. Overview of SFCL Optimal Allocation Problem 
SFCLs can be utilized to help reduce fault current levels when DGs are integrated into an 
electric power system. However, it is not commercially feasible to place SFCLs for each 
network branch and/or individual DGs being installed, because SFCLs are generally expensive 
to manufacture and maintain. Subsequently, how to achieve the highest efficiency with the 
lowest cost from installing multi-SFCL in a large scale power system is an essential problem 
which needs to be investigated. In this case, an optimization problem would be proposed, 
modelled and solved first. In essence, the problem typically involves determining the following 
considerations in an optimal manner:  
• Quantity: how many SFCLs are needed to be installed? 
• Location: where to install the SFCLs specifically in a power network? and; 
• Rating: what is the size (impedance) of each SFCL installed? 
The objective with respect to these considerations is to maximize system benefits and 
minimize network costs. Specifically, the benefits from utilizing SFCLs are current limitation 
and voltage maintenance and the cost is mainly defined by the total cost of each SFCL. 
For a radial power system like some transmission networks and most distribution networks, 
the allocation of SFCLs location is not difficult. As discussed in Chapters 5 and 6, the start 
points of each branch and the terminal of each DG are mostly selected for SFCL integration. 
By contrast, for a large scale power system like most transmission networks, it is not easy 
to find the best locations for SFCLs. This is due to the fact that the fault currents in such 
networks are coming from different directions. There will be more than one place that has high 
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fault current problems. Therefore, it is preferred to develop an optimal approach to select the 
proper locations of SFCLs. 
 Previous work on SFCL optimal allocation mainly focussed on the Particle Swarm 
Optimization (PSO) [141, 142] or Genetic Algorithm (GA) based methods [143] due to the 
non-linear, non-convex nature of the problem. However, most of these methods normally have 
high computational requirements, which make them less feasible for being applied to larger 
real world power systems. In this chapter, a new linearization-based method is firstly proposed 
to solve the SFCL optimal allocation problem in a small meshed power network, which proved 
to be able to converge into a favourable solution very quickly. This part of the work is based 
on the research published in [140] by the PhD candidate. However this method proved to be 
low in efficiency for a larger system. Then the authors presented an improved approach based 
on the basic method and its outcomes, which proved to be fast enough for being applied to a 
large power system such as the IEEE 39-Bus System. 
7.2. SFCL Allocation Problem Formulation  
7.2.1. Introduction of optimization methodology 
Linear Programming (LP) is a methodology to achieve the best outcome in a mathematical 
model whose requirements are presented by linear relationships. The optimization problem on 
a linear cost function can be mathematically expressed in the form of 
  min T
x
c x  (4.46) 
 s.t.  A x b    (4.47) 
 
min maxwith   x x x    (4.48) 
x : the vector of variables (to be determined); 
c  and b : vectors of (known) coefficients; 
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A : a (known) matrix of coefficient; 
minx  and m axx : lower and upper boundary of variable x. 
The expression (4.46) represents the objective function, while the inequality (4.47) is used 
to specify capacity constraints and the inequality (4.48) represents the constraints on control 
variables. 
The advantage of this method is that only linear constraints are utilized, which make the 
solutions extremely quick to be found.  
7.2.2. Overview of SFCL optimization requirements 
When designing the SFCL optimal allocation problem, several objectives will generally be 
considered. The first and most important is fault reduction, which is to limit the fault current 
within the switching capacity of the existing CBs. Voltage maintenance of system buses could 
be another objective. Other functions such as machine voltage stability as well as system 
protection coordination are last but not the least objectives. It is easy to find out that the SFCL 
optimal allocation problem is naturally non-linear. In this chapter, the author starts from the 
very beginning: to propose a linearization based method for quickly finding the SFCL optimal 
allocation solutions.  
The purpose of this approach is to reduce the fault currents at each bus by using adequate 
SFCLs in a given power system. Thus the simplified objective of the presented approach is to 
find the best locations and smallest required SFCL impedance for a given maximum number 
of SFCLs to be installed, that limit the fault currents at all CB locations to or below the CB’s 
ratings. Similarly as shown in (4.46) to (4.48), the optimization problem can be mathematically 
expressed in the form of  
 ,
1
Min   
SFCLN
i SFCL
i
J Z

    (4.49) 
 
,maxs.t.  sc scj jI I     1... Bj N      (4.50) 
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min max
, , ,with   i SFCL i SFCL i SFCLZ Z Z         1... SFCLi N    (4.51) 
,i SFCLZ : the impedance of the ith SFCL, which represents the financial cost of a SFCL; 
SFCLN : the number of the installed SFCL in the network; 
sc
jI : calculated short-circuit current;  
,maxsc
jI : the maximum allowable CB rating of bus j; 
BN : the number of buses in the studied network; 
min
,i SFCLZ  and 
max
,i SFCLZ : the minimum and maximum impedance allowable for the ith SFCL. 
Up to this stage, the flux-lock SFCL is not commercially available, thus it is not able to 
obtain its real cost function. It is commonly accepted that the impedance of each SFCL could 
be approximately utilized to represent the cost of SFCL, this is the objective function (4.49). It 
could be further modified when other financial expenditure is taken into consideration in the 
future, such as SFCL costs, installation costs or maintenance costs. Inequality (4.50) is used to 
represent limits on the fault currents flowing through the CBs at each bus, while inequality 
(4.51) represents the constraints on the decision variable, which are the impedances of the 
installed SFCLs in this case. Other constraints are not taken into account yet since this chapter 
emphasises finding a minimum number of active flux-lock SFCLs and the smallest impedances. 
7.2.3. Linearization of capacity constraints 
The original fault currents can be calculated using the system parameters. When SFCLs are 
involved in the system, the limited fault current 
scI  in inequality (4.50) will be influenced by 
the inserted impedances of SFCLs installed. The expression of fault currents based on the 
system parameters as well as SFCL impedances is nonlinear thus needs to be linearized before 
using the LP method to solve the SFCL optimal allocation problem. The linearization could be 
done as the following process. 
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First of all, the fault current output vector scI of a power system with BN  buses can be 
expressed by system parameters. Specifically, the original fault current vector could be 
calculated by the pre-fault bus voltage vector and the Thevenin’s impedance matrix of the 
system. With SFCLs being involved, it could be further modified as being under the influence 
of a decision vector Z , where iZ  (the ith element of the vector Z ) donates the impedance of 
the ith SFCL. The output vector scI  (limited fault currents) could be expressed by the input 
vector Z  (SFCL impedances) via function ( )FC Z as shown in (4.52). 
 ( )
scI FC Z   (4.52) 
Substitute (4.52) into inequality (4.50), it becomes 
 
,max( ) scjFC Z I   (4.53) 
( )FC Z in (4.53) is a set of non-linear functions. As the used optimization technique requires 
constraints to be formulated as linear inequalities, a first order Taylor series expansion is used 
to generate a linear approximation of the non-linear constraints ( )FC Z . The linearization based 
on the assumption that the fault currents after the variation of SFCL impedances Z  can be 
approximated by (4.54). 
 00 0
( )
( ) ( ) ( ) ( )
FC Z
FC Z FC Z Z FC Z Z
Z

     

  (4.54) 
Therefore, substitute (7.9) into (7.8) we have 
 
,0
0
( )
( ) ( ) sc maxj
FC Z
FC Z Z I
Z

  

  (4.55) 
In a second step, (4.55) can be transformed into a linear inequality constraining the feasible 
variations of the SFCL impedances, as can be seen in (4.56). 
 ,
0( )
sc max
j
FC
Z I FC Z
Z

  

  (4.56) 
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Using a similar rearrangement, the decision variable constraints (4.51) can be transformed 
into (4.57) when replacing Z  by 0Z Z  , and further on be changed into linear inequality 
constraints (4.58) and (4.59) representing the lower and upper limits respectively, where I  
donates the identity matrix. 
 
min max
, 0 ,i SFCL i SFCLZ Z Z Z     (4.57) 
 
max
, 0i SFCLI Z Z Z     (4.58) 
 
min
, 0i SFCLI Z Z Z       (4.59) 
Combining (4.56), (4.58) and (4.59), a closed convex feasible region linearly approximating 
the true feasible region could be obtained as (4.60). 
 
,
0
max
, 0
min
, 0
( )sc maxj
i SFCL
i SFCL
FC
I FC Z
Z
Z Z Z
I
Z Z
I
      
     
        
  (4.60) 
With (4.60) being based on the linear approximation of a non-linear function, an iterative 
process is proposed to compensate for the linearization error in (4.60). The flow chart of this 
process is shown in Figure 7.1.  
With this general method of formulating a constrained optimization problem based on a 
non-linear function being discussed as above, the remainder of this process will be focused on 
finding the short-circuit current vector as a function of the assumed SFCL impedance vector 
for faults occurring at each bus, that is finding the expression of ( )FC Z . 
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Figure 7.1 The process of optimal allocation of SFCLs 
7.3. Fault Current Calculation and Network Impedance Modification 
by the introduced SFCL 
Among all short circuit faults, the single-line-to-ground fault is the most frequently 
occurring one, while the balanced three-phase zero-impedance fault is the fault with the highest 
fault currents. Thus, the fault current level of a three-phase zero-impedance fault is generally 
used to determine the CB ratings. For a balanced three-phase fault at bus j in any power system, 
the short-circuit current can be calculated by the pre-fault voltage (0)jV  and Thevenin 
impedance jjZ  at bus j as shown in (4.61).  
 
(0)
(0)
jsc
j
jj
V
I
Z
   (4.61) 
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(0)jV : the pre-fault voltage at bus j, which can be obtained from the power flow analysis 
before fault occurrence; 
jjZ : Thevenin impedance of bus j, which can be found from diagonal entries of the 
impedance matrix. 
To model the impact of a SFCL on short-circuit current outputs in a given network, the 
system impedance matrix needs to be updated with the SFCL impedances under fault 
conditions, so as to get a new Thevenin impedance matrix of the system.  Figure 7.2 (a) shows 
the original network with an existing branch impedance 
bZ  between bus m and bus n, the 
impedance matrix of which has already been established as origZ  with NB×NB elements.  
Original Network
Zb
m n
 
Original Network
Zb
-Zb
Zb ZSFCL
m n
Zth,SFCL
 
(a)  (b)  
Figure 7.2 Thevenin equivalent circuit of power system (a) original system before adding a 
SFCL (b) adding a SFCL between two existing buses. 
Considering that a SFCL with fault-condition impedance SFCLZ   is inserted between buses 
m and n, the original branch impedance under fault conditions will then be replaced by 
b SFCLZ Z  under fault conditions after the operation of SFCL. In this case, the equivalent 
circuit of the network could be equivalently re-drawn as depicted in Figure 7.2 (b), being 
regarded as adding a new branch with impedance of ,th SFCLZ in parallel with the original branch 
impedance. Therefore, the entries of the system impedance matrix affected by SFCL’s 
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operating can be modified by adding this new branch with impedance ,th SFCLZ , which could be 
expressed by (4.62): 
 , ( ) / /( )th SFCL b SFCL bZ Z Z Z     (4.62) 
By means of applying the impedance matrix modification method [144], the new network 
impedance matrix newZ  could be obtained, with each element re-calculated in (4.63). 
 
,
( )( )
2
new hm hn km kn
hk hk
mm nn mn th SFCL
Z Z Z Z
Z Z
Z Z Z Z
 
 
  
  (4.63) 
Particularly, the diagonal entries of the modified system impedance matrix is  
 
2
,
( )
2
jm jnnew
jj jj
mm nn mn th SFCL
Z Z
Z Z
Z Z Z Z

 
  
  (4.64) 
Therefore, the reduced fault current and fault current reduction of bus j by installing SFCL 
between buses m and n then could be re-calculated as (4.65) and (4.66). 
 
(0)
( )
jsc
j j new
jj
V
FC Z I
Z
    (4.65) 
 2
2
,
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(0) ( )
      
( ) ( 2 )
sc sc sc
j j j
j jm jn
jj jm jn jj mm nn mn th SFCL
I I I
V Z Z
Z Z Z Z Z Z Z Z
  

 
    
  (4.66) 
From (4.64) and (4.65) it can be observed that the output variable ( ) jFC Z  could be 
expressed in terms of SFCL normal impedance 
SFCLZ in case of one SFCL being installed. 
When multiple SFCLs are applied, modelling the activation of individual SFCL independently 
by simply repeating (4.62) to (4.66) is possible. Thus it is easy to obtain the output vector 
( )FC Z  as a function of input vector Z . Using the methodology illustrated in this section, the 
optimal solution including locations (defined by m and n) and ratings (defined by vector Z ) of 
installed SFCLs can be achieved. 
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7.4. Case Study I: 11-Bus Power Network 
The first case study is based on an 11-bus power system network of a utility company as 
displayed in Figure 7.3, which consists of 3 power plants [145], the system information of 
which can be found in Appendix A2. The maximum fault current of this test system is 8.80 
p.u. occurring at Bus 10.  
Considering the increasing customer demand nowadays, an additional power plant 
(modelled as DG) with 80 MW is integrated into the network at Bus 9 via a transformer, as 
shown in Figure 7.3. Due to the contribution of DG during short-circuit faults, the maximum 
fault current of the network increases to 9.30 p.u., which is also at Bus 10 as can be seen in 
Table 7.1. This increased value may exceed the switching capacity of the existing CB at Bus 
10. Therefore, the purpose of installation of SFCL/SFCLs into this test system is to limit the 
maximum fault current to 8.8 p.u., which is defined as the previous setting of the existing CB’s 
maximum interrupting rate. 
1 2 3 4 10
5 6
7 8 911 12
DG
 
Figure 7.3 11-bus test system configuration 
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Table 7.1 Fault currents of the 11 bus network 
Fault current 
at Bus No. 
Original Network 
(p.u.) 
With DG at Bus 12 
(p.u.) 
1 7.0382 7.9183 
2 6.0007 7.1371 
3 4.3302 4.6673 
4 6.6440 7.3849 
5 1.5144 4.5765 
6 4.3255 4.7244 
7 4.1392 5.4915 
8 3.3571 4.3151 
9 2.2200 5.9987 
10 8.7983 9.2937 
11 5.1958 6.1848 
12 - 7.1161 
 
From Table 7.1 it can be seen that fault currents at all buses increased to some extent due to 
the presence of the new power plant, particularly at Bus 10. Considering the current limiting 
objective, to do the optimal allocation based on the new algorithm introduced in Section 7.3, 
the parameters of the variables and constraints need to be set as following: 
 
min
,
min
,
,max
0               1...
5 . .         1...
8.8 . .      1...
i SFCL SFCL
i SFCL SFCL
sc
j B
Z i N
Z p u i N
I p u j N
  

 
  
  (4.67) 
In this case study, there are altogether 11 possible locations that could be considered as 
candidate locations for SFCL installation, which are in the branches between different buses, 
excluding those branches with power plants or transformers. The branch code is defined as 
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shown in Table 7.2, e.g. Branch No. 1 means the branch between Bus 2 and Bus 3. Thus the 
input vector (SFCL impedance vector Z ) has 11 elements. Since there are altogether 12 buses, 
the output vector ( )FC Z  has 12 elements. 
Table 7.2 Branch number definition (Case study I) 
Branch No. From Bus To Bus 
1 2 3 
2 2 5 
3 2 6 
4 3 4 
5 3 6 
6 4 6 
7 4 9 
8 5 7 
9 6 8 
10 7 8 
11 8 9 
 
Using the proposed methodology in Section 7.3, it is quite easy and fast to find the optimal 
placement as well as the ratings of the SFCLs installed, when the number of SFCLs is 
determined in advance as 1, 2, 3, or 4 respectively. A summary of computation results based 
on MatLab programming is given in Table 7.3. Generally speaking, the location candidate 
combinations will increase significantly when more numbers of SFCL are installed. 
Correspondingly, the number of feasible solutions will grow considerably. Detailed results will 
be discussed in the following subsections. 
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Table 7.3 Feasible solutions of optimal SFCL locations (Case study I) 
Number of SFCLs 
Installed 
Number of Feasible 
Solutions 
SFCL impedance in total (p.u.) 
max min 
1 2 j3.9082 j2.8133 
2 15 j5.4717 j1.0841 
3 33 j10.7799 j1.0029 
4 33 j10.8854 j1.0764 
 
7.4.1. With one set of SFCL installed 
With one set of SFCL installed in the system, the computational results based on MatLab 
can be obtained as in  
Table 7.4. There are two places that are feasible for interconnecting SFCLs so as to meet the 
current limiting requirements. These two locations are at Branch No. 4 (from Bus 3 to Bus 4) 
and Branch No. 7 (from Bus 4 to Bus 9) respectively. The minimum impedance of the installed 
SFCL is j2.8133 p.u. when it is installed at Branch No. 7.  
 
Table 7.4 Feasible solution with one SFCL installed (Case study I) 
Branch No. Reactance in Total (p.u.) 
4 3.9082 
7 2.8133 
 
7.4.2. With two sets of SFCL installed 
When two sets of SFCL are interconnected however, the results show that there are 15 
location candidate combinations that are feasible for SFCL installation. For instance, installing 
SFCL at Branch No. 1 and Branch No.3 with a total impedance of j5.4747 is able to limit the 
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maximum fault current of the test system to 8.8 p.u., while installing SFCL at Branch Nos. 1 
and 4 can also meet such a requirement, etc. Besides, the minimum total impedance of installed 
SFCLs drops to j1.0841 p.u., although one more SFCL is integrated. The placement of SFCLs 
in this case is at Branch Nos. 4 and 7. The detailed results of which are displayed in Table 7.5. 
 
Table 7.5 Feasible solution with two SFCLs installed (Case study I) 
Branch 
No. 
Reactance 
in Total (p.u.) 
 Branch 
No. 
Reactance  
in Total (p.u.) 
 Branch 
No. 
Reactance  
in Total (p.u.) 
1, 3 5.4717 3, 4 2.9760 4, 8 3.9084 
1, 4 3.1394 3, 7 2.5463 4, 9 3.8104 
1, 6 3.3463 4, 5 3.8269 4, 10 3.5048 
1, 7 1.5308 4, 6 1.2858 6, 7 1.5276 
2, 4 4.0320 4, 7 1.0841 7, 9 2.3501 
7.4.3. With three and four sets of SFCL installed 
When the number of SFCLs is increased to three, the number of feasible solutions increases 
to 33 accordingly, with the minimum total impedance of SFCLs drops to j1.0029 p.u. only. 
These three SFCLs that should be located at Branch Nos. 4, 6 and 7 respectively. Additionally, 
there are also 33 feasible solutions when four SFCLs are selected, while the total SFCL 
impedance in this case increased to j1.0764 p.u., at Branch Nos. 1, 4, 6 and 7. Detailed results 
are shown in Table 7.6 and 7.7 separately. 
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Table 7.6 Feasible solution with three SFCLs installed (Case study I) 
Branch 
No. 
Reactance 
in Total (p.u.) 
 Branch 
No. 
Reactance  
in Total (p.u.) 
 Branch 
No. 
Reactance  
in Total (p.u.) 
1, 2, 3 5.6562 1, 4, 10 2.9274 3, 4, 9 2.8738 
1, 3, 4 2.4877 1, 4, 11 3.6113 3, 4, 10 2.8882 
1, 3, 5 5.5082 1, 5, 6 2.9829 3, 7, 9 2.2524 
1, 3, 6 2.8764 1, 5, 9 10.7799 4, 5, 8 3.8272 
1, 3, 7 1.5303 1, 6, 7 1.3425 4, 5, 9 3.8098 
1, 3, 9 5.2746 1, 6, 9 3.3170 4, 5, 10 3.5172 
1, 3, 10 4.1952 1, 6, 10 3.3398 4, 6, 7 1.0029 
1, 4, 5 3.1650 2, 4, 5 3.9550 4, 8, 9 3.8957 
1, 4, 6  1.3128 2, 4, 9 3.8440 4, 8, 10 3.6150 
1, 4, 7 1.1123 2, 4, 10 3.6064 4, 9, 10 3.4944 
1, 4, 9 2.9073 3, 4, 5 2.9751 4, 10, 11 3.6078 
 
Table 7.7 Feasible solution with four SFCLs installed (Case study I) 
Branch 
No. 
Reactance  
in Total (p.u.) 
 Branch 
No. 
Reactance  
in Total (p.u.) 
 Branch No. Reactance  
in Total (p.u.) 
1, 2, 3, 5 5.5042 1, 3, 9, 10 6.2701 2, 4, 5, 10 3.6091 
1, 2, 5, 9 10.7546 1, 3, 9, 11 5.1480 2, 4, 8, 10 3.6209 
1, 3, 4, 5 2.4844 1, 3, 10, 11 4.1978 2, 4, 9, 10 3.5987 
1, 3, 4, 9 2.4877 1, 4, 5, 6 1.3148 2, 4, 10, 11 3.6878 
1, 3, 5, 6 2.8447 1, 4, 5, 9 2.9999 4, 5, 8, 9 3.8901 
1, 3, 5, 9 4.9839 1, 4, 5, 10 3.0245 4, 5, 8, 10 3.6149 
1, 3, 5, 10 5.2287 1, 4, 6, 7 1.0764 4, 5, 9, 10 3.5097 
1, 3, 6, 9 2.8594 1, 4, 9, 10 2.9052 4, 5, 10, 11 3.6072 
1, 3, 6, 10 2.8726 1, 5, 8, 9 10.8854 4, 8, 9, 10 3.6139 
1, 3, 8, 9 5.2772 1, 5, 9, 10 10.1311 4, 8, 10, 11 3.7026 
1, 3, 8, 11 5.6265 2, 4, 5, 9 3.8746 4, 9, 10, 11 3.9966 
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7.4.4. Preliminary summary 
Among all these feasible combinations shown from Table 7.4 to Table 7.7, a summary of 
the best location arrangements with minimum SFCL total impedance are demonstrated in Table 
7.8. It can be observed that as discussed above, with one set of SFCL only, the branch between 
Buses 4 and 9 is the best location, with a reactance of SFCL as high as 2.8133 p.u. being needed. 
In comparison, the total impedance magnitude reduces to 1.0841 p.u. when one additional 
SFCL is installed between Buses 3 and 4. Furthermore, the minimum impedance in total 
appears when three SFCLs are installed between Bus-pairs (3, 4), (4, 6) and (4, 9). The smallest 
total impedance magnitude of the SFCLs is 1.0029 p.u. only. After that, if more SFCLs are 
integrated, the total impedance shows an increasing tendency instead. For instance, with four 
SFCLs interconnected, the total impedance increases to j1.0764 p.u..  
Table 7.8 Best Solutions of optimal SFCL allocation (Case study I) 
Number of 
SFCLs Installed 
Branch 
No. 
From 
(Bus) 
To 
(Bus) 
Impedance (p.u.) 
Individual Total 
1 7 4 9 j2.8133 j2.8133 
2 
4 3 4 j0.5203 
j1.0841 
7 4 9 j0.5638 
3 
4 3 4 j0.4343 
j1.0029 6 4 6 j0.2530 
7 4 9 j0.3156 
4 
1 2 3 j0.0690 
j1.0764 
4 3 4 j0.6011 
6 4 6 j0.0898 
7 4 9 j0.3165 
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Besides, from the results it also suggested that among the best solutions of this case study, 
the SFCL installed at Branch No. 7 (the branch between Buses 4 and 9) is always desired. That 
means the branch between Buses 4 and 9 is essential for reducing the short-circuit current at 
Bus 10, regardless of how many SFCLs are installed. From this point of view, it is possible to 
find out the most important location for installing SFCL in a power system by using this 
methodology.  
Furthermore, when one or more SFCLs are fixed at their best locations, adding another 
SFCL will only lead to changes in the impedances of all the SFCLs, rather than affecting the 
placement of the previous one/ones. In other words, it could be found that with N+1 numbers 
of SFCL being fixed at their best locations, the solution always contains the best solution of N 
sets of SFCL. Take this case study as an example, considering the location arrangements only, 
the best solution of 4 SFCLs installed (Branch Nos. 1 4, 6 and 7) contains the best solution of 
3 SFCLs installed (Branch Nos. 4, 6 and 7), while the best solution of 3 SFCLs installed 
(Branch Nos. 4, 6 and 7) contains the best solution of 2 SFCLs installed (Branch Nos. 4 and 7), 
etc. Therefore, it is possible to improve this methodology to achieve a higher efficiency based 
on this finding, which will be discussed in the following section. Figure 7.4 shows the sequence 
of installing SFCLs. 
Meanwhile, to demonstrate the convergence features of the presented approach, Figure 7.5 
and Figure 7.6 depict the fault currents and SFCL impedance magnitudes in each iteration, 
when the best solution is adopted (that is three sets of SFCLs between Bus-pairs (3, 4), (4, 6) 
and (4, 9) are integrated). 
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Figure 7.4 The optimal sequence of adding SFCLs into the test system (Case Study I) 
 
Figure 7.5 Relationship between fault currents and iteration with three SFCLs installed. 
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Figure 7.6 Relationship between SFCL impedances and iteration with three SFCLs installed. 
It can be concluded from these two figures that the presented methodology converges very 
quickly with the current at Bus 10 (the highest fault current) being reduced to the required limit 
after the fourth iteration. 
After the optimally installed SFCL locations and ratings are determined, the fault currents 
at each bus could be reduced. The fault current magnitudes at all buses are demonstrated in 
Figure 7.7, three lines of which represent the situations of original network, the network with 
DG integrated as well as the network with both DG and SFCLs installed respectively.  
 
Figure 7.7 Changes in Short-circuit currents at all buses (Case study I). 
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One can observe from Figure 7.7 that the fault currents at all buses have increased due to 
the presence of the additional power plant. In addition, the presence of SFCLs are able to limit 
the current of some buses back to the pre-set rating of the existing CBs. 
7.5. Improved Methodology 
As discussed in Subsection 7.4.4, the algorithm proposed in Section 7.3 is able to converge 
to feasible solutions quickly for a small system. However, when the system is relatively big 
and has a large number of location candidates for SFCL installation, the calculation amount 
will be huge, especially when multiple SFCLs are installed. For instance, when 5 SFCLs are 
planned for integration into a system with 40 branches, there are altogether 658008 location 
candidate combinations that need to be considered and calculated.  In order to quickly obtain 
the best results needed, the proposed methodology was required to be further improved to a 
higher efficiency based on the preliminary results given in Subsection 7.7.4. The improved 
methodology is introduced in detail as following and the flow chart to explain is shown in 
Figure 7.8: 
1. Find out the best location and impedance for the first SFCL: since the input vector Z has 
one element only, the first step could converge rapidly; 
2. Fix the first SFCL at the location found in step 1, finding out the best location for the 
next SFCL among the remaining location candidates and at the same time modify the 
impedance for both of these two SFCLs to get a new total impedance magnitude; 
3. Repeat step 2 until the total impedance of all installed SFCL starts to increase; 
4. The final results will then return the number of SFCLs installed, the best locations as 
well as the minimum total impedance (which represents the cost of the SFCLs). 
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Figure 7.8 Flow chat of the improved methodology 
By utilizing the modified method, the efficiency could be greatly enhanced, because the 
more SFCL being fixed at a specific location, the less location candidates remain for the new 
added SFCL and the faster the program will converge to a feasible solution. Take a power 
system with 40 branches as an example, 40 calculations are needed to find the first location 
while only 39 calculations are requested for getting the second location and so on. 
7.6. Case Study II: New England 39 Bus Network 
The second case study utilizing the improved methodology is carried out based on the IEEE 
39 bus system, which is well known as a 10-machine New-England Power System, as shown 
in Figure 7.9. Generator G1 represents the aggregation of a large number of generators. All 
parameters of the system can be found in Appendix A2 [146] . The maximum fault current of 
this system occurs at Bus 16, which is roughly 77.95 p.u.  
From the system data (in Appendix A3) it can be found that the load in some buses are quite 
heavy such as Bus 4, 8, 15 and 16, etc. At the same time, considering the rapidly increasing 
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customer power demands due to economic expansion, it is necessary to plan for additional 
power plants. On one hand, it is preparing for upcoming demand gap, on the other, it can 
provide power supply for some heavy load nodes locally. In this section, four power plants 
supplying 400 MW power are installed in this system, as depicted in Figure 7.9.  
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Figure 7.9 IEEE 39 bus system configuration [146] 
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The new power plants interconnected to Bus 4, 8 and 26 generate 100 MW power 
individually while the one installed at Bus 16 provides 200 MW power. The parameters of 
these new plants and the transformers linked with them can also be found in Appendix A3.  
The presence of these new plants will inevitably result in an increase in fault current levels 
at each of the buses, which has a maximum fault current as high as 96.86 p.u. also at Bus 16, 
being displayed in Table 7.9. 
Table 7.9 Fault currents of the IEEE 39-bus network 
Bus 
No. 
Original 
Network (p.u.) 
With 4 New 
Plants (p.u.) 
 Bus 
No. 
Original 
Network (p.u.) 
With 4 New 
Plants (p.u.) 
1 35.0426 35.7539 21 54.6809 60.3603 
2 72.3040 76.9186 22 56.9915 60.6430 
3 65.6452 73.0464 23 53.6811 56.8615 
4 60.7261 74.8548 24 59.8590 69.2882 
5 58.9385 70.7364 25 60.4365 64.3882 
6 60.0553 71.4411 26 46.4842 54.2740 
7 49.1363 58.8356 27 46.7476 52.4767 
8 50.2635 61.9479 28 28.0504 15.7893 
9 33.7288 35.6691 29 31.9361 26.7164 
10 57.0637 64.4298 30 61.1942 62.2343 
11 55.8058 63.6448 31 36.0542 37.6654 
12 26.8591 28.6650 32 41.2927 42.8669 
13 54.9293 62.0902 33 46.4702 47.6696 
14 58.8275 68.1557 34 27.3797 27.7805 
15 58.7160 67.6111 35 47.3012 48.5549 
16 77.9468 96.8572 36 41.7342 42.3562 
17 67.7003 78.4963 37 40.8964 41.6062 
18 59.1076 66.1104 38 31.6658 28.0692 
19 55.3207 58.7439 39 42.9794 43.9537 
20 36.0419 37.1732    
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To avoid CB replacement, particularly at Bus 16, the purpose of the installation of 
SFCL/SFCLs is to limit the maximum fault current back to around 80 p.u., which is regarded 
as the previous setting of the existing CB’s maximum interrupting rate. To do the optimal 
allocation of multiple SFCLs in this system, the parameters of the variables and constraints 
could be set as following: 
 
min
,
min
,
,max
0               1...
5 . .         1...
80 . .       1...
i SFCL SFCL
i SFCL SFCL
sc
j B
Z i N
Z p u i N
I p u j N
  

 
  
  (4.68) 
Like Case Study I, there are altogether 34 possible places in this test system which can be 
considered as candidature locations for SFCL installation. These locations are the branches 
between different buses, excluding those branches linked with power plants or transformers. 
Individual SFCL could be inserted at any one of the 34 branches, or N number of SFCLs could 
be installed at any combination of N branches selected from these 34 candidates. The branch 
code is defined as shown in Table 7.10. For instance, Branch No. 1 donates the branch from 
Bus 1 to Bus 2. 
Due to the large amount of location candidates, it is almost impossible to calculate all the 
feasible location combinations using the method introduced in Section 7.3, especially when 
more numbers of SFCL are utilized. In this case, the improved method of Section 7.5 can be 
used. To quickly find out the best solution based on the modified method, the feasible solutions 
when one set of SFCL is installed needs to be found out first. It is easy to obtain two solutions, 
between which the placement of SFCL at Branch No. 21 is much better than the other solution, 
as displayed in Table 7.11. From previous discussion, it can be stated that Branch No. 21 is the 
most essential location for SFCL installation in regard to reducing the fault current at Bus 16, 
no matter how many SFCLs are installed. 
 
 
179 | P a g e  
 
Table 7.10 Branch number definition (Case study II) 
Branch 
No. 
From 
Bus 
To 
Bus 
 Branch 
No. 
From 
Bus 
To 
Bus 
 Branch 
No. 
From 
Bus 
To 
Bus 
1 1 2 13 7 8 25 17 18 
2 1 39 14 8 9 26 17 27 
3 2 3 15 9 39 27 21 22 
4 2 25 16 10 11 28 22 23 
5 3 4 17 10 13 29 23 24 
6 3 18 18 13 14 30 25 26 
7 4 5 19 14 15 31 26 27 
8 4 14 20 15 16 32 26 28 
9 5 6 21 16 17 33 26 29 
10 5 8 22 16 19 34 28 29 
11 6 7 23 16 21    
12 6 11 24 16 24    
 
Table 7.11 Feasible solution with one SFCL installed (Case study II) 
Branch No. Reactance in Total (p.u.) 
21 0.1200 
22 2.4442 
 
When two SFCLs are inserted into the 39-bus system, the PhD candidate first tried to use 
the original method to solve the optimal allocation problem. It turned out that it took around 
40 mins for the MatLab program to obtain the final results. It can be found that there were 78 
feasible solutions, 29 among which were involved with Branch No. 21. Besides, the minimum 
impedance of SFCLs in total appeared when Branches No. 20 and 21 are selected as SFCL 
locations. This matches the finding given in subsection 7.4.4. 
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After that, the improved approach was used to improve the efficiency. Based on the results 
in Table 7.11, fixing one of the SFCL at Branch No. 21, it is able to find out all feasible 
locations (29 results in total) for the second SFCL as follows (displayed in Table 7.12). 
From the results it can be said that when two SFCLs are installed, the best two locations 
should be at Branch No. 20 (from Bus 15 to Bus 16) and Branch No. 21 (from Bus 16 to Bus 
17) respectively, with total impedance of j0.0623 p.u., matching the results given by the 
original method. However it only took around 3 mins to obtain this solution. That is to say, this 
modified methodology is able to enhance the calculation efficiency by more than 90%. 
Table 7.12 Feasible solution with two SFCLs installed (Case study II: with one SFCL fixed at 
branch 21) 
Another 
Branch 
No. 
Reactance  
in Total 
(p.u.) 
 Another 
Branch 
No. 
Reactance  
in Total 
(p.u.) 
 Another 
Branch 
No. 
Reactance  
in Total 
(p.u.) 
1 0.1794 13 0.5978 24 0.1263 
2 0.1744 14 0.2756 26 0.1378 
3 0.2357 15 0.2453 27 0.1343 
4 0.1850 16 0.3905 28 0.3373 
5 0.1293 17 0.2306 29 0.3313 
7 0.2780 18 0.2413 31 0.1426 
8 0.2581 19 0.0703 32 0.2240 
9 0.5261 20 0.0623 33 0.3813 
11 0.6959 22 0.0664 34 0.2199 
12 0.2877 23 0.0958   
 
In the same manner, the best solutions for installing three, four and even five sets of SFCL 
could be achieved quickly. A summary of the best location arrangements with minimum SFCL 
total impedance when various numbers of SFCLs are installed is demonstrated in Table 7.13. 
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Table 7.13 Best Solutions of optimal SFCL allocation (Case study II) 
Number of 
SFCLs Installed 
Branch 
No. 
From 
(Bus) 
To 
(Bus) 
Impedance (p.u.) 
Individual Total 
1 21 16 17 j0.1200 j0.1200 
2 
20 15 16 j0.0222 
j0.0623 
21 16 17 j0.0401 
3 
20 15 16 j0.0199 
j0.0586 21 16 17 j0.0255 
22 16 19 j0.0132 
4 
19 14 15 j0.0138 
j0.0593 
20 15 16 j0.0243 
21 16 17 j0.0163 
22 16 19 j0.0049 
5 
19 14 15 j0.0067 
j0.0599 
20 15 16 j0.0162 
21 16 17 j0.0266 
22 16 19 j0.0100 
26 17 27 j0.0004 
 
From the obtained results it could be said that the minimum impedance in total appears when 
three SFCLs are installed at Branch Nos. 20, 21 and 22 respectively, that are between Bus-
pairs (15, 16), (16, 17) and (16, 19). The smallest total impedance magnitude of the SFCLs is 
only 0.0586 p.u.. After that, if more SFCLs (like 4 or 5) are integrated, the total impedance 
showed an increasing tendency instead. The optimal solution and the sequence of adding these 
three SFCLs is also displayed in Figure 7.9. 
After the locations and ratings of these three optimally installed SFCLs are determined, the 
changes of fault current magnitudes at all buses are demonstrated in Figure 7.10.   
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One can observe from Figure 7.10 that the fault currents at all buses have increased due to 
the presence of the additional power plants. The presence of SFCLs are able to limit the current 
of some buses back to the pre-set rating of the existing CBs, particularly at Bus 16. 
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Figure 7.10 Changes in Short-circuit currents at all buses (Case study II). 
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7.7. Summary 
In this chapter, a new linearization-based optimisation method dealing with the problem of 
optimal allocation of multiple SFCLs in a meshed power network was demonstrated first. 
Based on this approach, constraints on non-linear fault current expressions could be mapped to 
linear inequality constraints for the optimization problem related to SFCL locations and ratings. 
Furthermore, the results of the first case study (the 11-bus test system) revealed that the 
proposed method can quickly converge into a favourable solution. It was able to find the 
optimal solution among all the feasible solutions after the fourth iteration. By simply changing 
the network data, it has the potential to solve a multi-SFCL optimal placement problem in any 
other power network. However, when deploying this method in a relatively large system, the 
calculation amount will be too much to run the optimal program. From the preliminary results 
of the first case study, when one SFCL is fixed at its best location  could be obtained , adding 
another SFCL will only lead to changes in its impedance rather than its placement. Therefore, 
it is possible to make some improvements upon the proposed methodology to get a more 
efficient approach. By fixing one SFCL at its best location and trying to find the next location 
among the rest of the location candidates, it is able to improve the calculation efficiency by 
more than 90%. The new approach is applied on the IEEE 39-Bus power system and the results 
show that the optimal allocation of SFCLs was at Bus-pairs (15, 16), (16, 17) and (16, 19). The 
smallest total impedance magnitude of the SFCLs is only 0.0586 p.u.. 
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Chapter 8. Conclusion and recommendation for future 
work 
8.1. Introduction 
This research work focused on the utilization of SFCLs in power system with DGs, aimed 
at reducing the fault current and at the same time mitigating the impacts of DG on the system 
operation. Due to the ever increasing power demand, power systems are expanding rapidly and 
the presence of DGs is raising significantly, resulting in higher and higher fault current levels. 
In Chapter 2, the motivation, development, benefits as well as challenges of adopting DGs in 
modern power networks have been briefly introduced. One significant challenge of high DG 
penetration is its fault current contribution, which leads to a further increase in fault current 
levels. This may bring about other adverse impacts such as on the stability, reliability and 
security of the ongoing power network.  
Therefore it is necessary to deploy some effective techniques to limit the ever-increasing 
fault currents. Among various approaches, the fault current limiters, particularly the 
Superconducting FCLs (SFCLs) are predicted to be a kind of device with great potential in 
limiting the fault currents without causing side-effects. The origin, development and the future 
expectations of SFCL, with a detailed review on the High Temperature Superconducting (HTS) 
characteristic are introduced in Chapter 3. Meanwhile, Chapter 3 also introduced and compared 
several proposed SFCL topologies under current investigation. Then the flux-lock type of 
SFCL is selected as the research object by the PhD candidate due to its adjustable fault current 
limitation and plenty of scope for performance improvement.  
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8.1.1. Discussion and summary of flux-lock SFCL topology and its impact 
on power systems with DG 
In Chapter 4, the configuration and working principle of a basic flux-lock SFCL is firstly 
introduced. Generally speaking, there are three states of this type of SFCL during operation, 
which are normal operating state before faults, fault current limiting state under faults and 
recovery state after faults. The work then made some improvements to the basic topology, 
aiming at achieving a better behaviour, especially shortening the recovery time after fault 
clearance. The performance of the flux-lock SFCL was discussed based on simulation using 
PSCAD/EMTDC software. It was found that the behaviour of the device could be adjusted by 
three groups of parameters including the superconducting material, the iron core structure and 
the features of the coils wound on the iron core. 
After the model of improved flux-lock SFCL was established, the effectiveness of the device 
on mitigating the DG impacts on system protection was comprehensively discussed in Chapter 
5, focusing on the coordination of overcurrent relays. A relay coordination setting approach is 
proposed considering the presence of DGs and SFCLs, which is then applied in two case studies, 
a simplified 4-bus distribution network and the IEEE 13-Bus Distribution Network. It is 
obvious to see that the presence of DG will disturb the relay coordination to some extent while 
by means of using SFCL, it is able to restore the relays’ coordination without any modification 
or replacement of the protective devices.  
The other discussion of SFCL impacts on the system with DGs is specific to the voltage 
quality, which is investigated in Chapter 6. For a radial distribution network with DGs, two 
typical placements of SFCLs are investigated and compared. Aiming at maintaining the voltage 
levels of buses, particularly the bus with DGs (to avoid disconnection of DG under fault 
conditions), a better strategy of applying SFCL is proposed.  
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Additionally, from Chapters 5 and 6, it is easy to predict the priority locations for SFCL 
installation in a radial distribution network. Generally speaking, the start points of each branch 
and the terminals of each DG are mostly selected for SFCL integration.  
8.1.2. Discussion and summary of SFCL optimal allocation outcomes 
There is no denying that the problem of SFCL optimal allocation in a meshed and complex 
transmission network is much more complicated than that in a radial distribution network. In 
Chapter 7, the optimal allocation problem of multiple SFCLs in a complex meshed power 
system is proposed based on several decision factors such as how many SFCLs are needed, 
where to install them and what are the ratings of the installed SFCLs. In that chapter, the PhD 
candidate firstly proposed a linearization-based methodology to solve the problem by mapping 
the constraints on non-linear fault current expression to linear inequality constraints. This 
method is deployed in an 11-bus test system. It is found that this approach is able to quickly 
converge into a favourable solution for a small system. All feasible solutions as well as the 
optimal one could be obtained after the fourth iteration. Although it has the potential to solve 
a multi-SFCL optimal placement problem in any other power network by simply changing the 
network data, this methodology is not found to be suitable for relatively large systems due to 
its large amount of calculation.  
The candidate then presented a modified approach based on the preliminary results from the 
basic algorithm. The main idea of the new method is that: finding out the first location for one 
SFCL, which could achieve the best performance; then fixing the placement of one SFCL in 
that location with uncertain rating; solving the optimal allocation problem using the basic 
algorithm to find the second optimal location with the smallest total impedance; the rest can be 
done in the same manner until the final result is obtained.  
The second case study based on the improved methodology is carried out in the IEEE 39-
Bus System. By means of utilizing the new approach, the calculation amount could be greatly 
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reduced with a much higher efficiency. The program running time could be decreased by more 
than 90% compared with the original method when being deployed in the same test system. 
Under such conditions, the new method has the potential to be applied in larger real world 
power systems. 
8.2. Recommendation for Future Work  
8.2.1. Further improvement in flux-lock SFCL topology 
In this research work, the candidate made improvements to the original flux-lock SFCL 
topology, aiming at achieving better performance. However, there is still some scope for further 
improvements. 
First of all, in the proposed flux-lock SFCL topology, a High Speed Switch (HSS) is used 
for rapid disconnection of HTS element from the faulted current so as to shorten the recovery 
time. Up to this stage however, the cost of a HSS with fast switching time is relatively high, 
which will contribute to the total cost of a SFCL. Solutions to address this problem include 
reducing the cost of HSS or developing other devices with a similar function. 
Secondly, the iron core is used in the proposed SFCL, which is generally large and heavy. 
Big size and heavy weight will increase the difficulty and also the cost of installing SFCL. 
Therefore one direction of SFCL design is the study of open core or even air core to see if they 
are suitable for being used in flux-lock SFCL in the future. 
Thirdly, for three-phase flux-lock SFCL, it is constructed by combining three single-phase 
flux-lock SFCLs. The idea of sharing the secondary side (the series connection of secondary 
windings on the iron core and the HTS element with a control circuit) is worth studying from 
an economic point of view. 
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8.2.2. Optimal allocation of SFCLs considering more decision factors 
The research work in Chapter 7 gives an approach for optimal allocation of SFCLs in a 
meshed power system. The constraints considered in the method is the maximum fault current 
of the test system, while the cost of the SFCL is represented by its impedance as the cost is 
proportional to impedance. Future works could focus on the establishment of a more complete 
and comprehensive expression of the objective function of a flux-lock SFCL cost, taking the 
manufacturing, installation and maintenance costs into account. Meanwhile, more factors could 
be added into the constraints matrix, such as the voltage index and the protection schemes, etc. 
Such works are highly recommended for developing a more practical algorithms for solving 
the optimal allocation problem of SFCLs in a real world power system. 
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Appendices 
Appendix A  Load Flow Data and Solutions, Fault Solutions 
A1. IEEE 13-Bus Distribution Network 
Network Parameter 
The IEEE 13-bus distribution network is an unbalanced network, three line diagram of 
which is depicted in Figure A1. 1. The basic data for the test feeder can be downloaded from 
the website of IEEE as below. 
http://ewh.ieee.org/soc/pes/dsacom/testfeeders/ 
 
Figure A1. 1 Three-line diagram of the IEEE 13-bus distribution network 
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Load Flow Solutions 
Table A1.1 Voltage Profile 
Node A-N B-N C-N 
Magnitude Angle Magnitude Angle Magnitude Angle 
650 1.0000 0.00 1.0000 -120.00 1.0000 120.00 
RG60 1.0624 0.00 1.0499 -120.00 1.0687 120.00 
632 1.0209 -2.49 1.0419 -121.72 1.0174 117.83 
633 1.0179 -2.56 1.0400 -121.77 1.0148 117.82 
634 0.9940 -3.23 1.0218 -122.22 0.9960 117.35 
645 - - 1.0328 -121.90 1.0154 117.86 
646 - - 1.0310 -121.98 1.0133 117.90 
671 0.9899 -5.30 1.0529 -122.35 0.9777 116.02 
680 0.9899 -5.30 1.0529 -122.35 0.9777 116.02 
684 0.9879 -5.32 - - 0.9757 115.92 
611 - - - - 0.9737 115.78 
652 0.9835 -5.15 - - - - 
692 0.9899 -5.30 1.0529 -122.35 0.9777 116.02 
675 0.9833 -5.55 1.0552 -122.52 0.9758 116.04 
     *signal ’-’ means this phase is not available  
 
Table A1.2 Full load current magnitude per phase (Phase A) 
From Node To Node Phase A Phase B Phase C 
650 RG60 594.81 435.52 626.82 
RG60 632 556.55 414.78 586.51 
632 633 80.82 61.16 62.73 
632 645 - 143.10 65.23 
632 671 476.96 214.94 475.40 
633 Transformer 80.82 61.16 62.73 
Transformer 634 700.41 530.06 543.69 
645 646 - 65.23 65.23 
671 692 227.72 69.63 178.57 
671 680 0 0 0 
671 684 65.59 - 71.22 
692 675 204.08 69.63 124.23 
684 652 63.59 - - 
684 611 - - 71.22 
*signal ’-’ means this phase is not available  
 
206 | P a g e  
 
Fault Solution  
Table A1.3 Balanced three-phase fault current (kA) 
Fault Location 𝒊𝒑𝑨 𝒊𝒑𝑩 𝒊𝒑𝑪 𝑰𝒌𝑨
′′  𝑰𝒌𝑩
′′  𝑰𝒌𝑪
′′  
650 21.18 21.18 21.18 8.85 8.85 8.85 
RG60 19.79 19.94 19.88 8.28 8.53 8.34 
632 10.58 10.46 10.12 4.93 4.88 4.56 
633 8.55 8.43 8.10 4.24 4.17 4.01 
634 23.89 24.05 23.26 13.25 13.30 12.90 
671 7.33 7.17 6.85 3.49 3.42 3.29 
675 6.51 6.52 6.15 3.21 3.21 3.01 
680 6.25 6.16 5.82 3.01 2.96 2.79 
692 7.33 7.17 6.85 3.49 3.42 3.29 
 
Table A1.4 Single-phase-to-ground fault current (kA) 
Fault Location 𝒊𝒑𝑨 𝒊𝒑𝑩 𝒊𝒑𝑪 𝑰𝒌𝑨
′′  𝑰𝒌𝑩
′′  𝑰𝒌𝑪
′′  
650 26.532   10.954   
RG60 24.843   10.023   
632 8.925   4.265   
633 6.929   3.464   
634 22.388   12.457   
645 -  5.949  - 3.038 
646 -  5.015  - 2.871 
671 5.385   2.613   
680 4.323   2.078   
684 4.610 -  2.378 -  
611 - - 3.833 - - 2.015 
652 4.083 - - 2.139 - - 
692 5.386   2.613   
675 4.744   2.387   
*signal ’-’ means this phase is not available  
 
In Table A1.3 and  Table A1.4, pi  means Peak short-circuit Current, which refers to the 
largest possible momentary value of the short circuit occurring; 
''
kI  means Initial Symmetrical 
Short-circuit Current, which is the effective value of the symmetrical short-circuit current at 
the moment of short circuit arises. 
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A2. 11-Bus Power System Network of an Electric Utility Company 
Network Parameter 
basemva = 1000;  accuracy = 0.0001;  maxiter = 10; 
 
%       Bus  Bus   |V|   Ang   ---Load---     ---Gen---   Gen Mvar Injected 
%       No.  code  p.u.  Deg   MW     Mvar    MW   Mvar   Min   Max    Mvar 
busdata=[1    1    1.04   0    00.0    0.0     0.0   0.0    0     0    0 
         2    0    1.0    0    00.0    0.0     0.0   0.0    0     0    0 
         3    0    1.0    0   150.0  120.0     0.0   0.0    0     0    0 
         4    0    1.0    0     0.0    0.0     0.0   0.0    0     0    0 
         5    0    1.0    0   120.0   60.0     0.0   0.0    0     0    0 
         6    0    1.0    0   140.0   90.0     0.0   0.0    0     0    0 
         7    0    1.0    0     0.0    0.0     0.0   0.0    0     0    0 
         8    0    1.0    0   110.0   90.0     0.0   0.0    0     0    0 
         9    0    1.0    0    80.0   50.0     0.0   0.0    0     0    0 
         10   2    1.035  0     0.0    0.0   200.0   0.0    0    180   0 
         11   2    1.03   0     0.0    0.0   160.0   0.0    0    120   0]; 
  
 
%        Bus   Bus     R        X       1/2B 
%        No.   No.    p.u.     p.u.     p.u. 
linedata=[1     2     0.00     0.06     0.0000    1 
          2     3     0.08     0.30     0.0004    1 
          2     5     0.04     0.15     0.0005    1 
          2     6     0.12     0.45     0.0005    1 
          3     4     0.10     0.40     0.0005    1 
          3     6     0.04     0.40     0.0005    1 
          4     6     0.15     0.60     0.0008    1 
          4     9     0.18     0.70     0.0009    1 
          4    10     0.00     0.08     0.0000    1 
          5     7     0.05     0.43     0.0003    1 
          6     8     0.06     0.48     0.0000    1 
          7     8     0.06     0.35     0.0004    1 
          7    11     0.00     0.10     0.0000    1 
          8     9     0.052    0.48     0.0000    1];  
 
 
%         Gen.  Ra     Xd' 
gendata=[ 1     0     0.20 
          10    0     0.15 
          11    0     0.25]; 
 
 
Load Flow Solutions 
     Power Flow Solution by Newton-Raphson Method 
                      Maximum Power Mismatch = 3.51827e-05  
                             No. of Iterations = 3  
 
    Bus  Voltage  Angle    ------Load------    ---Generation---   Injected 
    No.  Mag.     Degree     MW       Mvar       MW       Mvar       Mvar  
                                                                           
     1   1.040    0.000     0.000     0.000   246.642   205.929     0.000 
     2   1.028   -0.793     0.000     0.000     0.000     0.000     0.000 
     3   0.997   -1.970   150.000   120.000     0.000     0.000     0.000 
     4   1.024   -0.608     0.000     0.000     0.000     0.000     0.000 
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     5   1.017   -1.319   120.000    60.000     0.000     0.000     0.000 
     6   0.993   -2.276   140.000    90.000     0.000     0.000     0.000 
     7   1.021   -0.348     0.000     0.000     0.000     0.000     0.000 
     8   0.985   -2.414   110.000    90.000     0.000     0.000     0.000 
     9   0.981   -2.798    80.000    50.000     0.000     0.000     0.000 
    10   1.035    0.257     0.000     0.000   200.000   141.410     0.000 
    11   1.030    0.524     0.000     0.000   160.000    94.942     0.000 
       
Total                 600.000   410.000   606.642   442.282     0.000 
 
 
Fault Solution  
Take the largest fault current as an example: 
Balanced three-phase fault at bus No. 10 
Total fault current =   8.8093 per unit  
 
Bus Voltages during fault in per unit  
 
     Bus     Voltage       Angle 
     No.     Magnitude     degrees 
      1       0.8215      -1.1128 
      2       0.7475      -2.3649 
      3       0.5006      -0.5644 
      4       0.1535      10.8183 
      5       0.7584      -2.5949 
      6       0.5218      -0.8335 
      7       0.8058      -1.2419 
      8       0.6029      -1.1880 
      9       0.4282      -0.7750 
     10       0.0000       0.0000 
     11       0.8749      -0.0694 
   
Line currents for fault at bus No.  10 
 
     From      To     Current     Angle 
     Bus       Bus    Magnitude   degrees 
      1         2      1.2663    -78.6974 
      2         3      0.7979    -81.0527 
      2         5      0.0726     86.6128 
      2         6      0.4861    -80.9217 
      3         4      0.8522    -81.4588 
      3         6      0.0531     88.2807 
      4        10      1.9191    -79.1817 
      6         4      0.6027    -81.5306 
      7         5      0.1176    -63.8836 
      7         8      0.5714    -81.6426 
      8         6      0.1679    -86.3409 
      8         9      0.3619    -86.0171 
      9         4      0.3868    -82.6352 
     10         F      8.8093    -87.2433 
     11         7      0.7128    -76.6952 
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One More Power Plants Integrated  
When there is one more power plant added into the original power system, all the parameters 
including bus data, line data and generator data need to be modified. The modification could 
be completed by adding the following information at the end of each data matrix. 
For busdata matrix: 
12   2   1.04   0     0.0    0.0    80.0   0.0    0    100   0 
 
For linedata matrix: 
9    12     0.00     0.08     0.0000    1 
 
For gendata matrix: 
12    0     0.20 
 
 
 
 
 
 
A3. New England 39 Bus Network 
Network Parameter 
basemva = 1000;  accuracy = 0.0001;  maxiter = 10; 
 
%       Bus  Bus   |V|   Ang   ---Load---     ---Gen---   Gen Mvar Injected 
%       No.  code  p.u.  Deg     MW   Mvar    MW   Mvar   Min   Max   Mvar 
busdata=[1   0     1       0     0      0     0     0      0    0     0 
         2   0     1       0     0      0     0     0      0    0     0 
         3   0     1       0    322    2.4    0     0      0    0     0 
         4   0     1       0    500    184    0     0      0    0     0 
         5   0     1       0     0      0     0     0      0    0     0 
         6   0     1       0     0      0     0     0      0    0     0 
         7   0     1       0   233.8    84    0     0      0    0     0 
         8   0     1       0    522    176    0     0      0    0     0 
         9   0     1       0     0      0     0     0      0    0     0 
        10   0     1       0     0      0     0     0      0    0     0 
        11   0     1       0     0      0     0     0      0    0     0 
        12   0     1       0   7.5      88    0     0      0    0     0 
        13   0     1       0     0      0     0     0      0    0     0 
        14   0     1       0     0      0     0     0      0    0     0 
        15   0     1       0    320    153    0     0      0    0     0 
        16   0     1       0    329    32.3   0     0      0    0     0 
        17   0     1       0     0      0     0     0      0    0     0 
        18   0     1       0    158    30.0   0     0      0    0     0 
        19   0     1       0     0      0     0     0      0    0     0 
        20   0     1       0    628    103    0     0      0    0     0 
        21   0     1       0    274    115    0     0      0    0     0 
        22   0     1       0     0      0     0     0      0    0     0 
        23   0     1       0   247.5   84.6   0     0      0    0     0 
        24   0     1       0   308.6   -92    0     0      0    0     0 
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        25   0     1       0    224    47.2   0     0      0    0     0 
        26   0     1       0    139     17    0     0      0    0     0 
        27   0     1       0    281    75.5   0     0      0    0     0 
        28   0     1       0    206    27.6   0     0      0    0     0 
        29   0     1       0   283.5   26.9   0     0      0    0     0 
        30   2   1.0475    0     0      0     250   0      0    0     0 
        31   1   0.9820    0    9.2    4.6    0     0      0    0     0 
        32   2   0.9831    0     0      0     650   0      0    0     0 
        33   2   0.9972    0     0      0     632   0      0    0     0 
        34   2   1.0123    0     0      0     508   0      0    0     0 
        35   2   1.0493    0     0      0     650   0      0    0     0 
        36   2   1.0635    0     0      0     560   0      0    0     0 
        37   2   1.0278    0     0      0     540   0      0    0     0 
        38   2   1.0265    0     0      0     830   0      0    0     0 
        39   2   1.0300    0   1104    250   1000   0      0    0     0]; 
              
 
%                 Bus   Bus     R        X        1/2 B 
%                 No.   No.    p.u.     p.u.       p.u. 
     linedata = [1      2      0.0035   0.0411   0.3494    1 
                 1     39      0.0010   0.0250   0.3750    1 
                 2      3      0.0013   0.0151   0.1286    1 
                 2     25      0.0070   0.0086   0.0730    1 
                 3      4      0.0013   0.0213   0.1107    1 
                 3     18      0.0011   0.0133   0.1069    1 
                 4      5      0.0008   0.0128   0.0671    1 
                 4     14      0.0008   0.0129   0.0691    1 
                 5      6      0.0002   0.0026   0.0217    1 
                 5      8      0.0008   0.0112   0.0738    1 
                 6      7      0.0006   0.0092   0.0565    1 
                 6     11      0.0007   0.0082   0.0695    1 
                 7      8      0.0004   0.0046   0.0390    1 
                 8      9      0.0023   0.0363   0.1902    1 
                 9     39      0.0010   0.0250   0.6000    1 
                 10    11      0.0004   0.0043   0.0365    1 
                 10    13      0.0004   0.0043   0.0365    1 
                 13    14      0.0009   0.0101   0.0862    1 
                 14    15      0.0018   0.0217   0.1830    1 
                 15    16      0.0009   0.0094   0.0855    1 
                 16    17      0.0007   0.0089   0.0671    1 
                 16    19      0.0016   0.0195   0.1520    1 
                 16    21      0.0008   0.0135   0.1274    1 
                 16    24      0.0003   0.0059   0.0340    1 
                 17    18      0.0007   0.0082   0.0660    1 
                 17    27      0.0013   0.0173   0.1608    1 
                 21    22      0.0008   0.0140   0.1283    1 
                 22    23      0.0006   0.0096   0.0923    1 
                 23    24      0.0022   0.0350   0.1805    1 
                 25    26      0.0032   0.0323   0.2565    1 
                 26    27      0.0014   0.0147   0.1198    1 
                 26    28      0.0043   0.0474   0.3901    1 
                 26    29      0.0057   0.0625   0.5145    1 
                 28    29      0.0014   0.0151   0.1245    1 
                 12    11      0.0016   0.0435   0.0000    1.006 
                 12    13      0.0016   0.0435   0.0000    1.006 
                 6     31      0.0000   0.0250   0.0000    1.070 
                 10    32      0.0000   0.0200   0.0000    1.070 
                 19    33      0.0007   0.0142   0.0000    1.070 
                 20    34      0.0009   0.0180   0.0000    1.009 
                 22    35      0.0000   0.0143   0.0000    1.025 
                 23    36      0.0005   0.0272   0.0000    1 
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                 25    37      0.0006   0.0232   0.0000    1.025 
                 2     30      0.0000   0.0181   0.0000    1.025 
                 29    38      0.0008   0.0156   0.0000    1.025 
                 19    20      0.0007   0.0138   0.0000    1.060]; 
              
 
 %         Gen.  Ra       Xd' 
gendata = [39    0       0.06 
           31    0       0.0697 
           32    0       0.0531 
           33    0       0.0436 
           34    0       0.132 
           35    0       0.05 
           36    0       0.049 
           37    0       0.057 
           38    0       0.057 
           30    0       0.031]; 
 
 
Load Flow Solutions 
                  Power Flow Solution by Newton-Raphson Method 
                      Maximum Power Mismatch = 2.30915e-05  
                             No. of Iterations = 4  
 
    Bus  Voltage  Angle    ------Load------    ---Generation---   Injected 
    No.  Mag.     Degree     MW       Mvar       MW       Mvar       Mvar  
                                                                           
     1   1.047   -8.439     0.000     0.000     0.000     0.000     0.000 
     2   1.049   -5.754     0.000     0.000     0.000     0.000     0.000 
     3   1.030   -8.599   322.000     2.400     0.000     0.000     0.000 
     4   1.004   -9.607   500.000   184.000     0.000     0.000     0.000 
     5   1.005   -8.612     0.000     0.000     0.000     0.000     0.000 
     6   1.008   -7.950     0.000     0.000     0.000     0.000     0.000 
     7   0.997  -10.124   233.800    84.000     0.000     0.000     0.000 
     8   0.996  -10.615   522.000   176.000     0.000     0.000     0.000 
     9   1.028  -10.322     0.000     0.000     0.000     0.000     0.000 
    10   1.017   -5.427     0.000     0.000     0.000     0.000     0.000 
    11   1.013   -6.284     0.000     0.000     0.000     0.000     0.000 
    12   1.000   -6.244     7.500    88.000     0.000     0.000     0.000 
    13   1.014   -6.098     0.000     0.000     0.000     0.000     0.000 
    14   1.012   -7.656     0.000     0.000     0.000     0.000     0.000 
    15   1.015   -7.736   320.000   153.000     0.000     0.000     0.000 
    16   1.032   -6.187   329.000    32.300     0.000     0.000     0.000 
    17   1.034   -7.301     0.000     0.000     0.000     0.000     0.000 
    18   1.031   -8.224   158.000    30.000     0.000     0.000     0.000 
    19   1.050   -1.023     0.000     0.000     0.000     0.000     0.000 
    20   0.991   -2.015   628.000   103.000     0.000     0.000     0.000 
    21   1.032   -3.780   274.000   115.000     0.000     0.000     0.000 
    22   1.050    0.669     0.000     0.000     0.000     0.000     0.000 
    23   1.045    0.470   247.500    84.600     0.000     0.000     0.000 
    24   1.037   -6.068   308.600   -92.000     0.000     0.000     0.000 
    25   1.058   -4.363   224.000    47.200     0.000     0.000     0.000 
    26   1.052   -5.527   139.000    17.000     0.000     0.000     0.000 
    27   1.038   -7.495   281.000    75.500     0.000     0.000     0.000 
    28   1.050   -2.015   206.000    27.600     0.000     0.000     0.000 
    29   1.050    0.744   283.500    26.900     0.000     0.000     0.000 
    30   1.048   -3.334     0.000     0.000   250.000   146.165     0.000 
    31   0.982    0.000     9.200     4.600   520.810   198.251     0.000 
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    32   0.983    2.569     0.000     0.000   650.000   205.143     0.000 
    33   0.997    4.195     0.000     0.000   632.000   109.937     0.000 
    34   1.012    3.175     0.000     0.000   508.000   165.778     0.000 
    35   1.049    5.630     0.000     0.000   650.000   212.451     0.000 
    36   1.063    8.323     0.000     0.000   560.000   101.203     0.000 
    37   1.028    2.421     0.000     0.000   540.000     0.446     0.000 
    38   1.027    7.808     0.000     0.000   830.000    22.848     0.000 
    39   1.030  -10.053  1104.000   250.000  1000.000    88.280     0.000 
       
    Total                6097.100  1409.100  6140.810  1250.502     0.000 
 
 
Fault Solution  
Take the largest fault current as an example: 
Balanced three-phase fault at bus No. 16 
Total fault current =  77.9468 per unit  
 
Bus Voltages during fault in per unit  
 
     Bus     Voltage       Angle 
     No.     Magnitude     degrees 
      1       0.7504      -1.9794 
      2       0.6532      -0.3402 
      3       0.4857       0.4576 
      4       0.5185       0.1959 
      5       0.5944      -0.0962 
      6       0.6040       0.1385 
      7       0.6148      -1.0391 
      8       0.6196      -1.3626 
      9       0.7310      -2.4580 
     10       0.5771       1.3366 
     11       0.5847       0.9439 
     12       0.5637       0.7935 
     13       0.5408       1.1526 
     14       0.4518       1.0890 
     15       0.1495       6.3450 
     16       0.0000       0.0000 
     17       0.2059       4.0297 
     18       0.3146       2.6420 
     19       0.3463       4.2488 
     20       0.4038       8.1968 
     21       0.1716       4.2327 
     22       0.3400       3.9195 
     23       0.3484       4.4943 
     24       0.0491      16.3706 
     25       0.6658       0.8877 
     26       0.5221       3.6677 
     27       0.3807       4.3049 
     28       0.6478       6.2000 
     29       0.6844       7.7610 
     30       0.7972      -0.5397 
     31       0.6913       5.0973 
     32       0.6731       6.6350 
     33       0.4922       6.1368 
     34       0.4822      10.4595 
     35       0.4974       7.3566 
     36       0.6072       9.5508 
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     37       0.7560       5.4574 
     38       0.7438      12.5144 
     39       0.8013      -3.0630 
   
Line currents for fault at bus No.  16 
 
     From      To     Current     Angle 
     Bus       Bus    Magnitude   degrees 
      1        39      2.2023     66.5662 
      2         1      2.4466     76.7296 
      2         3     11.0699    -87.2961 
      2        30      7.9558     88.5552 
      3         4      1.5418     87.8204 
      3        18     12.8682    -88.5874 
      4         3      1.5410    -88.0469 
      5         4      5.9233    -88.1290 
      5         8      2.5643     64.4761 
      6         5      3.8281    -71.1433 
      6         7      1.8137     43.1264 
      7         8      1.3054     57.1560 
      8         9      3.0926     82.9242 
      9        39      2.8946     74.2743 
     10        11      1.9909     68.1797 
     10        13      8.4209    -80.4676 
     11         6      2.5682     71.1492 
     11        12      0.4836    -82.9199 
     13        14      8.7866    -83.1302 
     13        12      0.5319     84.4821 
     14         4      5.1932     87.3763 
     14        15     13.9286    -86.4183 
     15        16     15.8347    -78.1399 
     16         F     77.9468    -78.3238 
     17        16     23.0625    -81.4390 
     18        17     13.2325    -85.0131 
     19        16     17.7055    -80.8907 
     20        19      4.5605    -56.6648 
     21        16     12.6933    -82.2774 
     22        21     12.0060    -82.9216 
     23        22      0.9625    -58.2406 
     23        24      8.5716    -83.4157 
     24        16      8.3116    -70.7071 
     25         2      1.7531     -2.1073 
     26        25      4.5315     84.9106 
     26        27      9.5884    -82.2331 
     27        17     10.0793    -80.7266 
     28        26      2.7739    -63.2230 
     29        26      2.8039    -57.3430 
     29        28      2.7418    -49.8543 
     31         6      4.1449    -54.6468 
     32        10      5.5941    -54.9175 
     33        19     10.3018    -76.5728 
     34        20      4.4544    -65.2228 
     35        22     11.1434    -75.2946 
     36        23      9.6280    -72.6633 
     37        25      4.5894    -53.1930 
     38        29      5.3680    -31.9864 
     39         9      2.8339    -87.2950 
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Four More Power Plants Integrated  
When there are four more power plants added into the original power system, all the 
parameters including bus data, line data and generator data need to be modified. The 
modification could be completed by adding the following information at the end of each data 
matrix. 
For busdata matrix: 
40     2     1.0300     0         0     0     100   0      0    0     0 
41     2     1.0300     0         0     0     100   0      0    0     0 
42     2     1.0300     0         0     0     200   0      0    0     0 
43     2     1.0300     0         0     0     100   0      0    0     0 
 
For linedata matrix: 
4     40      0.0000   0.0500   0.0000    1.060 
8     41      0.0000   0.0500   0.0000    1.060 
16    42      0.0000   0.0300   0.0000    1.060 
26    43      0.0000   0.0500   0.0000    1.060 
 
For gendata matrix: 
40    0       0.080 
41    0       0.080 
42    0       0.040 
43    0       0.080 
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Appendix B Summary of SFCLs Prototypes Tested and Applied 
around the World 
B1. In Europe 
Germany 
Table B1.1 SFCL Projects in Germany 
Project Mannheim AmpaCity Boxburg Bruker iSFCL 
Location Mannheim Essen Boxburg Augsburg 
Developer Nexans Nexans Nexans Bruker EST 
Type Resistive Resistive Resistive Inductive Shielded 
Core 
Phase 3 3 3 3 
Test year 2004 2013 2009 2014 
HTS material BSCCO 2212  YBCO YBCO YBCO 
Voltage 10 kV 10 kV 12 kV 10.6 kV 
Rated current 600 A 2.4 kA 560 A 817 A 
Prospected max 
fault current  
17.2 kApeak 50 kA 63 kApeak < 5 kApeak 
Max voltage drop N/A N/A N/A N/A 
Recovery time N/A 10 s 30 s N/A 
 
Italy 
Table B1.2 SFCL Projects in Italy 
Project CESI Ricerca LIMSAT A2A ERSE-Italy 
Location Italy Italy Milan Italy 
Developer CESI Ricerca CESI Ricerca ERSE ERSE 
Type Resistive Resistive Resistive Resistive 
Phase 3 1 3 3 
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Test year 2005 2006 2010 2012 
HTS material BSCCO 2223 MgB2 BSCCO2223 YBCO 
Voltage 3.2 kV 397 V 9 kV 9 kV 
Rated current 220 A 96 A 250 A 1 kA 
Prospected max 
fault current  
N/A 15 kApeak 30 kApeak N/A 
Max voltage drop N/A N/A < 10 V N/A 
Recovery time N/A N/A > 10 s N/A 
 
 
Other Europe Countries 
Table B1.3 SFCL Projects in Spain and UK 
Project England Eccoflow 
Location Lancashire Slovakia and Spain 
Developer Nexans Nexans 
Type Resistive Hybrid 
Phase 3 3 
Test year 2009 2013 
HTS material BSCCO 2212 YBCO 
Voltage 12 kV 24 kV 
Rated current 100 A 1005 A 
Prospected max 
fault current  
55 kApeak 25.6 kApeak 
Max voltage drop N/A N/A 
Recovery time Minutes 30 s 
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B2. In USA 
Table B2.1 SFCL Projects in USA 
Project Avanti SuperLimiter Hydra SuperPower 
Location Los Angeles Los Angeles Manhattan N/A 
Developer Zenergy Power AMSC, Siemens 
and Nexans 
DHS/AMSC SuperPower 
Type DC biased 
Saturable iron 
core 
Hybrid Resistive  HTS cable Resistive 
Phase 3 3 3 1 
Test year 2009 N/A 2014 2004 
HTS material BSCCO 2223  YBCO YBCO BSCCO 2212  
Voltage 15 kV 138 kV 13.8 kV 8.6 kV 
Rated current 800 A 1.2 kA 4 kA 800 A 
Prospected max 
fault current  
23 kArms 63 kA 40 kA N/A 
Max voltage drop < 1% N/A N/A N/A 
Recovery time Immediate 15 s N/A N/A 
 
B3. In Asia 
China 
Table B3.1 SFCL Projects in China 
Project Gaoxi Puji Shanghai 10 kV Tianjin 220 kV 
Location Hunan Kunming Shanghai Tianjin 
Developer Chinese Academy 
of Science (CAS) 
Innopower Shanghai Jiao Tong 
University 
Innopower 
Type Diode bridge DC biased Saturable 
iron core 
Resistive DC biased 
Saturable iron core 
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Phase 3 3 3 3 
Test year 2005 2007 2013 2010 
HTS material BSCCO 2223 BSCCO 2223 YBCO BSCCO 2223 
Voltage 10.5 kV 35 kV 10 kV 220 kV 
Rated current 1.5 kA 1.5 kA  
(90 MVA) 
400 A 800 A 
(300 MVA) 
Prospected max 
fault current  
N/A 41 kA 20 kA 50 kA 
Max voltage drop N/A < 1% < 1 V < 1.25% 
Recovery time N/A < 0.8 s 0.8 – 3.8 s < 0.5 s 
 
Korea 
Table B3.2 SFCL Projects in Korea 
Project Gochang I’cheon Hyundai 
Location  Junbuk Province South Korea Korea 
Developer  KEPPI and LS IS KEPPI and LS IS Hyundai Heavy 
Industries 
Type Hybrid Resistive Hybrid Resistive Resistive 
Phase 3 3 1 
Test year 2007 2011 2006 
HTS material YBCO YBCO YBCO 
Voltage 22.9 kV 22.9 kV 13.2 kV 
Rated current 630 A 630 A 630 A 
Prospected max 
fault current  
25 kArms N/A 30 kApeak 
Max voltage drop N/A N/A N/A 
Recovery time Approximately 0.1 s N/A N/A 
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Japan 
Table B3.3 SFCL Projects in Japan 
Project Toshiba Nagoya 
Location Japan Nagoya 
Developer Toshiba Nagoya University 
Type Resistive Transformer 
Phase 3 3 
Test year 2008 N/A 
HTS material YBCO HV: BSCCO 
LV: YBCO 
Voltage 6.6 kV 22 kV / 6.6 kV 
Rated current 72 A 52.5 / 175 A 
Prospected max 
fault current  
N/A N/A 
Max voltage drop N/A N/A 
Recovery time N/A Immediate 
 
 
